










Rev.	Description	CO Number	Date	Approved By	Checked By
2	Alpha Prototype	00001	09/01/2015	JJW	BEH

Power/JTAG/SWD/BT Audio/I2C/DAC/ADC




**PRELIMINARY REVISION 2 ALPHA SCHEMATIC
NOT APPROVED FOR GENERAL PRODUCTION**



Minimum Trace Ratings	
	6000mA
	4000mA
	2000mA
	1000mA
	200mA

Minimum Plane Ratings	
+VIN	4000mA
+3.3V	4000mA
+1.8V	2000mA
+3.3V_VDDIO2	4000mA
+1.0V_CORE	6000mA
+1.8V_AUX	2000mA
+1.2V_LPDDR	2000mA
+3.3V_VIO	4000mA




krtkl inc.
350 Townsend Street
Suite 301A
San Francisco, CA 94107
+1 415 857 4857


TITLE
snickerdoodle FPGA Module
PATH
/


NAME	DATE
DRAWN BY J. Weatherbee	08/17/2015
CHECKED BY B. Hammond	11/23/2015
APPROVED BY J. Weatherbee	11/23/2015


SIZE	DRAWING NO.	REV
B	15081800-01	2

DESCRIPTION	
Top Level Block Diagram	
SHEET 1	OF 30









krtkl inc.
350 Townsend Street
Suite 301A
San Francisco, CA 94107
+1 415 857 4857


TITLE
snickerdoodle FPGA Module
PATH
/
DESCRIPTION
Top Level Block Diagram

Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit <http://creativecommons.org/licenses/by-sa/4.0/>

NAME	DATE
DRAWN BY J. Weatherbee	11/22/2015
CHECKED BY B. Hammond	11/23/2015
APPROVED BY J. Weatherbee	11/23/2015


SIZE	DRAWING NO.	REV
B	15081800-01	2

SHEET 5 OF 30




Layout Note: Add a minimum of 5 thermal vias in die attach pad GNDPAD for thermal considerations.

	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module		
			PATH /X2		
 Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit http://creativecommons.org/licenses/by-sa/4.0/	DESCRIPTION 3.3V Power Supply		SIZE B	DRAWING NO. 15081800-01	REV 2
	DRAWN BY B. Hammond	DATE 11/21/2015	SHEET 6 OF 30		
	CHECKED BY J. Weatherbee	DATE 11/23/2015			
	APPROVED BY J. Weatherbee	DATE 11/23/2015			



Layout Note: Add a minimum of 5 thermal vias in die attach pad GNDPAD for thermal considerations.

	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module		
			PATH /X3		
		DESCRIPTION 1.8V Power Supply			
	Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit http://creativecommons.org/licenses/by-sa/4.0/		SIZE B	DRAWING NO. 15081800-01	REV 2
	DRAWN BY	NAME B. Hammond	DATE 11/21/2015		
	CHECKED BY	J. Weatherbee	11/23/2015		
	APPROVED BY	J. Weatherbee	11/23/2015		
			SHEET 7 OF 30		






Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit <http://creativecommons.org/licenses/by-sa/4.0/>

krtkl inc.
350 Townsend Street
Suite 301A
San Francisco, CA 94107
+1 415 857 4857

NAME		DATE	
DRAWN BY	B. Hammond	11/21/2015	
CHECKED BY	J. Weatherbee	11/21/2015	
APPROVED BY	J. Weatherbee	11/21/2015	

TITLE	
snickerdoodle FPGA Module	
PATH /X4	
DESCRIPTION 3.3V Load Switch	
SIZE	DRAWING NO.
B	15081800-01
REV	
2	
SHEET 8 OF 30	



krtkl inc.
350 Townsend Street
Suite 301A
San Francisco, CA 94107
+1 415 857 4857


TITLE
snickerdoodle FPGA Module
PART
/X8
DESCRIPTION
3.3V Load Switch




Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit <http://creativecommons.org/licenses/by-sa/4.0/>

	NAME	DATE
DRAWN BY	B. Hammond	11/21/2015
CHECKED BY	J. Weatherbee	11/21/2015
APPROVED BY	J. Weatherbee	11/21/2015

SIZE	DRAWING NO.	REV
B	15081800-01	2
SHEET 9 OF 30		








Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit <http://creativecommons.org/licenses/by-sa/4.0/>


krtkl inc.
350 Townsend Street
Suite 301A
San Francisco, CA 94107
+1 415 857 4857

NAME		DATE
DRAWN BY	B. Hammond	11/21/2015
CHECKED BY	J. Weatherbee	11/23/2015
APPROVED BY	J. Weatherbee	11/23/2015

TITLE	
snickerdoodle FPGA Module	
PATH /X6	
DESCRIPTION 1.8V Load Switch	
SIZE B	DRAWING NO. 15081800-01
	REV 2
SHEET 11 OF 30	




	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857			TITLE snickerdoodle FPGA Module		
				PATH /X7		
				DESCRIPTION 1.2V Power Supply		
	Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit http://creativecommons.org/licenses/by-sa/4.0/			SIZE	DRAWING NO.	REV
				B	15081800-01	2
				SHEET 12 OF 30		
DRAWN BY			B. Hammond	DATE 11/21/2015		
CHECKED BY			J. Weatherbee	11/23/2015		
APPROVED BY			J. Weatherbee	11/23/2015		



	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module			
			PATH /X1			
			DESCRIPTION Power Entry			
		<small>Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit http://creativecommons.org/licenses/by-sa/4.0/</small>	NAME B. Hammond	DATE 11/21/2015	SIZE B	DRAWING NO. 15081800-01

CHECKED BY J. Weatherbee	DATE 11/23/2015	SHEET 13 OF 30
-----------------------------	--------------------	----------------




krtkl inc.
350 Townsend Street
Suite 301A
San Francisco, CA 94107
+1 415 857 4857


TITLE
snickerdoodle FPGA Module
PATH
/X9
DESCRIPTION
Quad Voltage Supervisor


Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit http://creativecommons.org/licenses/by-sa/4.0/		
CC	BY	SA


DRAWN BY	NAME	DATE
B. Hammond		11/21/2015
CHECKED BY	J. Weatherbee	11/23/2015
APPROVED BY	J. Weatherbee	11/23/2015


SIZE	DRAWING NO.	REV
B	15081800-01	2
SHEET 14 OF 30		













Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit <http://creativecommons.org/licenses/by-sa/4.0/>

CC

BY

SA

NAME

DATE

DRAWN BY

CHECKED BY

APPROVED BY

B. Hammond

11/22/2015

J. Weatherbee

11/23/2015

J. Weatherbee

11/23/2015

TITLE

snickerdoodle FPGA Module

PATH

/X12

DESCRIPTION

Crypto-Authenticator

SIZE

B


DRAWING NO.


15081800-01

REV

2

SHEET 19 OF 30






krtkl inc.
350 Townsend Street
Suite 301A
San Francisco, CA 94107
+1 415 857 4857


TITLE
snickerdoodle FPGA Module
PATH
/X13
DESCRIPTION
Zynq SoC


NAME	DATE
DRAWN BY B. Hammond	11/22/2015
CHECKED BY J. Weatherbee	11/23/2015
APPROVED BY J. Weatherbee	11/23/2015

SIZE	DRAWING NO.	REV
B	15081800-01	2

SHEET 21	OF 30
----------	-------







krtkl inc.
350 Townsend Street
Suite 301A
San Francisco, CA 94107
+1 415 857 4857

TITLE		snickerdoodle FPGA Module	
PATH		/X13	
DESCRIPTION		Zynq SoC	
DRAWN BY	NAME	DATE	REV
CHECKED BY	J. Weatherbee	11/23/2015	2
APPROVED BY	J. Weatherbee	11/23/2015	
DRAWING NO.		15081800-01	
SHEET		24	OF 30



BANK 35


```

IO_0_35
IO_L1P_T0_AD0P_35
IO_L1N_T0_AD0N_35
IO_L2P_T0_AD8P_35
IO_L2N_T0_AD8N_35
IO_L3P_T0_DQS_AD1P_35
IO_L3N_T0_DQS_AD1N_35
IO_L4P_T0_35
IO_L4N_T0_35
IO_L5P_T0_AD9P_35
IO_L5N_T0_AD9N_35
IO_L6P_T0_35
IO_L6N_T0_VREF_35
IO_L7P_T1_AD2P_35
IO_L7N_T1_AD2N_35
IO_L8P_T1_AD10P_35
IO_L8N_T1_AD10N_35
IO_L9P_T1_DQS_AD3P_35
IO_L9N_T1_DQS_AD3N_35
IO_L10P_T1_AD11P_35
IO_L10N_T1_AD11N_35
IO_L11P_T1_SRCC_35
IO_L11N_T1_SRCC_35
IO_L12P_T1_MRCC_35
IO_L12N_T1_MRCC_35
IO_L13P_T2_MRCC_35
IO_L13N_T2_MRCC_35
IO_L14P_T2_AD4P_SRCC_35
IO_L14N_T2_AD4N_SRCC_35
IO_L15P_T2_DQS_AD12P_35
IO_L15N_T2_DQS_AD12N_35
IO_L16P_T2_35
IO_L16N_T2_35
IO_L17P_T2_AD5P_35
IO_L17N_T2_AD5N_35
IO_L18P_T2_AD13P_35
IO_L18N_T2_AD13N_35
IO_L19P_T3_35
IO_L19N_T3_VREF_35
IO_L20P_T3_AD6P_35
IO_L20N_T3_AD6N_35
IO_L21P_T3_DQS_AD14P_35
IO_L21N_T3_DQS_AD14N_35
IO_L22P_T3_AD7P_35
IO_L22N_T3_AD7N_35
IO_L23P_T3_35
IO_L23N_T3_35
IO_L24P_T3_AD15P_35
IO_L24N_T3_AD15N_35
IO_25_35

```

G14	JA1_P4
C20	JA1_P4
B20	JA1_P12
B19	JA1_P20
A20	JA1_P18
E17	JA1_P17
D18	JA1_P19
D19	JA1_P8
D20	JA1_P9
E18	JA1_P9
E19	JA1_P7
F16	JA1_P11
F17	JA1_P13
M19	JA2_P32
M20	JA2_P30
M17	JA2_P29
M18	JA2_P31
L19	JA2_P33
L20	JA2_P25
K19	JA2_P26
J19	JA2_P24
L16	JA2_P35
L17	JA2_P37
K17	JA2_P38
K18	JA2_P36
H16	JA1_P38
H17	JA1_P36
J18	JA1_P35
H18	JA1_P37
F19	JA1_P23
F20	JA1_P25
G17	JA1_P32
G18	JA1_P30
J20	JA1_P29
H20	JA1_P31
G19	JA1_P26
G20	JA1_P24
H15	JA2_P14
G15	JA2_P12
K14	JA2_P20
J14	JA2_P18
N15	JA2_P17
N16	JA2_P19
L14	JA2_P5
L15	JA2_P7
M14	JA2_P11
M15	JA2_P13
K16	JA2_P8
J16	JA2_P6
J15	JA2_P4

JA1_P[1..40]

 JA2_P[1..40]

BANK 34

```


IO_0_34
IO_L1P_T0_34
IO_L1N_T0_34
IO_L2P_T0_34
IO_L2N_T0_34
IO_L3P_T0_DQS_PUDC_B_34
IO_L3N_T0_DQS_34
IO_L4P_T0_34
IO_L4N_T0_34
IO_L5P_T0_34
IO_L5N_T0_34
IO_L6P_T0_34
IO_L6N_T0_VREF_34
IO_L7P_T1_34
IO_L7N_T1_34
IO_L8P_T1_34
IO_L8N_T1_34
IO_L9P_T1_DQS_34
IO_L9N_T1_DQS_34
IO_L10P_T1_34
IO_L10N_T1_34
IO_L11P_T1_SRCC_34
IO_L11N_T1_SRCC_34
IO_L12P_T1_MRCC_34
IO_L12N_T1_MRCC_34
IO_L13P_T2_MRCC_34
IO_L13N_T2_MRCC_34
IO_L14P_T2_SRCC_34
IO_L14N_T2_SRCC_34
IO_L15P_T2_DQS_34
IO_L15N_T2_DQS_34
IO_L16P_T2_34
IO_L16N_T2_34
IO_L17P_T2_34
IO_L17N_T2_34
IO_L18P_T2_34
IO_L18N_T2_34
IO_L19P_T3_34
IO_L19N_T3_VREF_34
IO_L20P_T3_34
IO_L20N_T3_34
IO_L21P_T3_DQS_34
IO_L21N_T3_DQS_34
IO_L22P_T3_34
IO_L22N_T3_34
IO_L23P_T3_34
IO_L23N_T3_34
IO_L24P_T3_34
IO_L24N_T3_34
IO_25_34

```

R19	JB2_P4
T11	JB1_P5
T10	JB1_P7
T12	JB1_P8
U12	JB1_P6
U13	JB1_P17
V13	JB1_P19
V12	JB1_P14
W13	JB1_P12
T14	JB1_P20
T15	JB1_P18
P14	JB1_P11
R14	JB1_P13
Y16	JB1_P26
Y17	JB1_P24
W14	JB1_P29
Y14	JB1_P31
T16	JB1_P23
U17	JB1_P25
V15	JB1_P32
W15	JB1_P30
U14	JB1_P35
U15	JB1_P37
U18	JB1_P38
U19	JB1_P36
N18	JB2_P38
P19	JB2_P36
N20	JB2_P35
P20	JB2_P37
T20	JB2_P23
U20	JB2_P25
V20	JB2_P29
W20	JB2_P31
Y18	JB2_P32
Y19	JB2_P30
V16	JB2_P26
W16	JB2_P24
R16	JB2_P14
R17	JB2_P12
T17	JB2_P11
R18	JB2_P13
V17	JB2_P17
V18	JB2_P19
W18	JB2_P20
W19	JB2_P18
N17	JB2_P5
P18	JB2_P7
P15	JB2_P8
P16	JB2_P6
T19	JB1_P4

```
> JB1_P[1..40]
```

```
> JB2_P[1..40]
```



BANK 13

```

IO_L6N_T0_VREF_13
IO_L11P_T1_SRCC_13
IO_L11N_T1_SRCC_13
IO_L12P_T1_MRCC_13
IO_L12N_T1_MRCC_13
IO_L13P_T2_MRCC_13
IO_L13N_T2_MRCC_13
IO_L14P_T2_SRCC_13
IO_L14N_T2_SRCC_13
IO_L15P_T2_DQS_13
IO_L15N_T2_DQS_13
IO_L16P_T2_13
IO_L16N_T2_13
IO_L17P_T2_13
IO_L17N_T2_13
IO_L18P_T2_13
IO_L18N_T2_13
IO_L19P_T3_13
IO_L19N_T3_VREF_13
IO_L20P_T3_13
IO_L20N_T3_13
IO_L21P_T3_DQS_13
IO_L21N_T3_DQS_13
IO_L22P_T3_13
IO_L22N_T3_13

```

V5	JCI_P4
U7	JCI_P5
V7	JCI_P7
T9	JCI_P8
U10	JCI_P6
Y7	JCI_P38
Y6	JCI_P36
Y9	JCI_P35
Y8	JCI_P37
V8	JCI_P23
W8	JCI_P25
W10	JCI_P32
W9	JCI_P30
U9	JCI_P29
U8	JCI_P31
W11	JCI_P26
Y11	JCI_P24
T5	JCI_P19
U5	JCI_P17
Y12	JCI_P14
Y13	JCI_P12
V11	JCI_P11
V10	JCI_P19
V6	JCI_P20
W6	JCI_P18

JC1_P[1..40]

Only for XC7Z020



krtrl inc.
350 Townsend Street
Suite 301A
San Francisco, CA 94107
+1 415 857 4857

TITLE	snickerdoodle FPGA Module
-------	---------------------------

PATH **X13**


DESCRIPTION	Zynq SoC
-------------	----------

	NAME	DATE
DRAWN BY	B. Hammond	11/22/2015
CHECKED BY	J. Weatherbee	11/23/2015
APPROVED BY	J. Weatherbee	11/23/2015

SIZE B	DRAWING NO. 15081800-01	REV 2
	SHEET 25 OF 30	



Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit <http://creativecommons.org/licenses/by-sa/4.0/>





Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit <http://creativecommons.org/licenses/by-sa/4.0/>

CC

BY

SA

NAME

DATE

DRAWN BY

B. Hammond

11/22/2015

CHECKED BY

J. Weatherbee

11/23/2015

APPROVED BY

J. Weatherbee

11/23/2015

TITLE

snickerdoodle FPGA Module

PATH

/X14

DESCRIPTION

LPDDR2 RAM

SIZE

B

DRAWING NO.

15081800-01

REV

2

SHEET

26

OF

30

D
C
B
A

D
C
B
A

5

4

3

2

1


5


4


3

2

1









CC

BY

SA

Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit <http://creativecommons.org/licenses/by-sa/4.0/>

DRAWN BY

B. Hammond

11/22/2015

CHECKED BY

J. Weatherbee

11/21/2015

APPROVED BY

J. Weatherbee

11/21/2015

NAME

DATE

SIZE

B

DRAWING NO.

15081800-01

REV

2

SHEET

29

OF

30

TITLE

snickerdoodle FPGA Module

PATH

/X16

DESCRIPTION

QSPI Flash

