




Place decoupling capacitors as close to IC pins as possible.


VrtVl	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857			giggleBits		
NISNI				Power Supplies		
Copyright 2015 krtkl inc. This schematic is		NAME	DATE	SIZE	DRAWING NO.	
made available under a Creative Commons Attribution-ShareAlike 4.0 International License.	DRAWN BY	B. Hammond	10/15/2015	Ь	15101401-01	
To view a copy of this license please visit http://creativecommons.org/licenses/by-sa/4.0/	CHECKED BY	J. Weatherbee	10/23/2015	В		
inφ.//ci eativecommons.org/licenses/by-sa/4.u/	APPROVED BY	P. Coursins	10/22/2015	1	SHEET 1 OF 6	


REV 1.1











TP105 (

TP107 🖰

ZYNQ_JTMS

Place decoupling capacitors as close to IC pins as possible.

12 14

16 18

ZYNQ JTDI

ZYNQ_JTDO

PGND VIN

GND_D


GND_D


TP106 TP108


krtkl
Copyright 2015 krikl inc. This schematic is


krtkl ir 350 To Suite : San F +1 41	giggleBit PATH DESCRIPTION Main Intel			
	NAME	DATE	SIZE	DRAWIN
DRAWN BY	B. Hammond	10/16/2015	D.	151
CHECKED BY	J. Weatherbee	10/23/2015	В	
			1	


ξ	94107	DESCRIPTION Mair	n Interconnect	
	DATE	SIZE	DRAWING NO.	REV
	10/16/2015	В	15101401-01	1.1
Ī	10/23/2015			
	10/23/2015		SHEET 2 OF 6	





















- 1 Place decoupling capacitors as close to IC pins as possible.
- 2 High speed signal traces should be length matched to within 50mils for each set of grouped signals.
- Minimize capacitance between the crystal drive signals by shielding with the local crystal ground.

 Also minimize coupling of these signals to other signal lines.
- U6 RGMII inputs ETH_Px_RXxx: match trace lengths from connector P3 such that data bit to data bit skew is between -500ps and +500ps, and data bits to clock skew is between 1.0ns and 2.6ns.
- 5 U6 RGMII outputs ETH_Px_TXxx: match trace lengths from connector P3 such that data bit to data bit skew and data bits to clock skew is between -500ps and +500ps.
- Route signal pairs with 50ohm single, 100ohm differential impedance.

krtkl	krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107			giggleBits PATH / DESCRIPTION Gigabit Ethernet Switch		
Copyright 2015 kritkl inc. This schematic is		NAME	DATE	SIZE	DRAWING NO.	REV
	DRAWN BY	B. Hammond	10/16/2015	D	15101 4 01-01	1.1
	CHECKED BY	J. Weatherbee	10/23/2015	В		
	APPROVED BY	R. Cousins	10/23/2015		SHEET 4 OF 6	





Place decoupling capacitors as close to IC pins as possible.



giggleBits

В

Configuration & SFP/SFP+

15101401-01

SHEET 6 OF 6