










Rev.	Description	CO Number	Date	Approved By	Checked By
2	Alpha Prototype	00001	09/01/2015	JJW	BEH

Power/JTAG/SWD/BT Audio/I2C/DAC/ADC



**REVISION 2 ALPHA SCHEMATIC  
NOT APPROVED FOR GENERAL PRODUCTION**



Minimum Trace Ratings	
5000mA	3000mA
3000mA	2000mA
2000mA	1000mA
1000mA	200mA
200mA	

Minimum Plane Ratings	
+VIN	3000mA
+3.3V	3000mA
+1.8V	1000mA
+3.3V_VDDIO2	3000mA
+1.0V_CORE	5000mA
+1.8V_AUX	1000mA
+1.2V_LPDDR	1000mA
+3.3V_VIO	3000mA



krtkl inc.  
350 Townsend Street  
Suite 301A  
San Francisco, CA 94107  
+1 415 857 4857




TITLE  
snickerdoodle FPGA Module  
PATH  
/  
DESCRIPTION  
Top Level Block Diagram







Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit <http://creativecommons.org/licenses/by-sa/4.0/>


NAME	DATE
J. Weatherbee	08/17/2015
B. Hammond	11/23/2015
J. Weatherbee	11/23/2015


SIZE	DRAWING NO.	REV
B	15081800-01	2
SHEET 1	OF 30	













		krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module		
				PATH /X1		
				DESCRIPTION 3.3V Power Supply		
	DRAWN BY	B. Hammond	DATE	11/21/2015	SIZE B	DRAWING NO. 15081800-01
	CHECKED BY	J. Weatherbee	DATE	11/23/2015		REV 2
	APPROVED BY	J. Weatherbee	DATE	11/23/2015		SHEET 6 OF 30




		krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module			
 Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit <a href="http://creativecommons.org/licenses/by-sa/4.0/">http://creativecommons.org/licenses/by-sa/4.0/</a>		NAME		DATE	PATH /X2	DESCRIPTION 1.8V Power Supply	
		DRAWN BY B. Hammond		11/21/2015	SIZE B		DRAWING NO. 15081800-01
		CHECKED BY J. Weatherbee		11/23/2015	SHEET 7 of 30		
APPROVED BY J. Weatherbee		11/23/2015					




		krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module	
				PATH /X3	
		Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit <a href="http://creativecommons.org/licenses/by-sa/4.0/">http://creativecommons.org/licenses/by-sa/4.0/</a>		DESCRIPTION 3.3V Load Switch	
				SIZE B	DRAWING NO. 15081800-01
DRAWN BY B. Hammond		DATE 11/21/2015		REV 2	
CHECKED BY J. Weatherbee		DATE 11/21/2015		SHEET 8 OF 30	
APPROVED BY J. Weatherbee		DATE 11/21/2015			






		krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module	
				PATH /X7	
		<small>Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit <a href="http://creativecommons.org/licenses/by-sa/4.0/">http://creativecommons.org/licenses/by-sa/4.0/</a></small>		DESCRIPTION 3.3V Load Switch	
				SIZE B	REV 2
DRAWN BY B. Hammond		DATE 11/21/2015		DRAWING NO. 15081800-01	
CHECKED BY J. Weatherbee		DATE 11/21/2015		SHEET 9 OF 30	
APPROVED BY J. Weatherbee		DATE 11/21/2015			






		krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module		
 Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit <a href="http://creativecommons.org/licenses/by-sa/4.0/">http://creativecommons.org/licenses/by-sa/4.0/</a>				PATH /X5		
				DESCRIPTION 1.8V Load Switch		
		NAME	DATE	SIZE	DRAWING NO.	REV
		DRAWN BY B. Hammond	11/21/2015	B	15081800-01	2
		CHECKED BY J. Weatherbee	11/23/2015			
		APPROVED BY J. Weatherbee	11/23/2015			
		SHEET 11 OF 30				





		krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module		
				PATH /X6		
 Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit <a href="http://creativecommons.org/licenses/by-sa/4.0/">http://creativecommons.org/licenses/by-sa/4.0/</a>		DESCRIPTION 1.2V Power Supply				
DRAWN BY B. Hammond		NAME B. Hammond		DATE 11/21/2015		
CHECKED BY J. Weatherbee		NAME J. Weatherbee		DATE 11/23/2015		
APPROVED BY J. Weatherbee		NAME J. Weatherbee		DATE 11/23/2015		
		SIZE B		DRAWING NO. 15081800-01		
				REV 2		
				SHEET 12 OF 30		



		krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module	
				PATH /X8	
				DESCRIPTION Power Entry	
	DRAWN BY	B. Hammond	DATE	11/21/2015	SIZE B
	CHECKED BY	J. Weatherbee	DATE	11/23/2015	DRAWING NO. 15081800-01
	APPROVED BY	J. Weatherbee	DATE	11/23/2015	REV 2
Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit <a href="http://creativecommons.org/licenses/by-sa/4.0/">http://creativecommons.org/licenses/by-sa/4.0/</a>					SHEET 13 OF 30




















		<div>krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857</div>		TITLE snickerdoodle FPGA Module	
				PATH /X12	
				DESCRIPTION Crypto-Authenticator	
				SIZE B	DRAWING NO. 15081800-01
		DRAWN BY B. Hammond	NAME B. Hammond	DATE 11/22/2015	REV 2
		CHECKED BY J. Weatherbee	J. Weatherbee	11/23/2015	
		APPROVED BY J. Weatherbee	J. Weatherbee	11/23/2015	
				SHEET 19 OF 30	







		krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module		
				PATH /X13		
 Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit <a href="http://creativecommons.org/licenses/by-sa/4.0/">http://creativecommons.org/licenses/by-sa/4.0/</a>		DESCRIPTION Zynq SoC		SIZE	DRAWING NO.	REV
				B	15081800-01	2
DRAWN BY		NAME		DATE		SHEET 22 OF 30
B. Hammond		J. Weatherbee		11/22/2015		
CHECKED BY		J. Weatherbee		11/23/2015		
APPROVED BY		J. Weatherbee		11/23/2015		

U13F  
XC7Z010/XC7Z020

**BANK 501**



PS\_MIO\_VREF\_501

- PS\_MIO16\_501
- PS\_MIO17\_501
- PS\_MIO18\_501
- PS\_MIO19\_501
- PS\_MIO20\_501
- PS\_MIO21\_501
- PS\_MIO22\_501
- PS\_MIO23\_501
- PS\_MIO24\_501
- PS\_MIO25\_501
- PS\_MIO26\_501
- PS\_MIO27\_501
- PS\_MIO28\_501
- PS\_MIO29\_501
- PS\_MIO30\_501
- PS\_MIO31\_501
- PS\_MIO32\_501
- PS\_MIO33\_501
- PS\_MIO34\_501
- PS\_MIO35\_501
- PS\_MIO36\_501
- PS\_MIO37\_501
- PS\_MIO38\_501
- PS\_MIO39\_501
- PS\_MIO40\_501
- PS\_MIO41\_501
- PS\_MIO42\_501
- PS\_MIO43\_501
- PS\_MIO44\_501
- PS\_MIO45\_501
- PS\_MIO46\_501
- PS\_MIO47\_501
- PS\_MIO48\_501
- PS\_MIO49\_501
- PS\_MIO50\_501
- PS\_MIO51\_501
- PS\_MIO52\_501
- PS\_MIO53\_501

PS\_SRST\_B\_501

E11 TP87

- A19 J3\_P5
- E14 J3\_P7
- B18 J3\_P8
- D10 J3\_P6
- A17 J3\_P11
- F14 J3\_P13
- B17 J3\_P14
- D11 J3\_P12
- A16 J3\_P17
- F15 J3\_P19
- A15 J3\_P20
- D13 J3\_P18
- C16 J3\_P23
- C13 J3\_P25
- C15 J3\_P26
- E16 J3\_P24
- A14 J3\_P29
- D15 J3\_P31
- A12 J3\_P32
- F12 J3\_P30
- A11 J3\_P35
- A10 J3\_P37
- E13 J3\_P38
- C18 J3\_P36
- D14 J6\_P5
- C17 J6\_P3
- E12 J6\_P7
- A9 J6\_P8
- F13 J6\_P1
- B15 J6\_P2
- D16 PC\_SPI\_MOSI
- B14 PC\_SPI\_MISO
- B12 PC\_SPI\_SCK
- C12 PC\_SPI\_NSS
- B13 ZYNQ\_CONS\_RX
- B9 ZYNQ\_CONS\_TX
- C10 J3\_P2
- C11 J3\_P4



U13G  
XC7Z010/XC7Z020

BANK 502

PS\_DDR\_DQ0\_502  
PS\_DDR\_DQ1\_502  
PS\_DDR\_DQ2\_502  
PS\_DDR\_DQ3\_502  
PS\_DDR\_DQ4\_502  
PS\_DDR\_DQ5\_502  
PS\_DDR\_DQ6\_502  
PS\_DDR\_DQ7\_502  
PS\_DDR\_DQ8\_502  
PS\_DDR\_DQ9\_502  
PS\_DDR\_DQ10\_502  
PS\_DDR\_DQ11\_502  
PS\_DDR\_DQ12\_502  
PS\_DDR\_DQ13\_502  
PS\_DDR\_DQ14\_502  
PS\_DDR\_DQ15\_502  
PS\_DDR\_DQ16\_502  
PS\_DDR\_DQ17\_502  
PS\_DDR\_DQ18\_502  
PS\_DDR\_DQ19\_502  
PS\_DDR\_DQ20\_502  
PS\_DDR\_DQ21\_502  
PS\_DDR\_DQ22\_502  
PS\_DDR\_DQ23\_502  
PS\_DDR\_DQ24\_502  
PS\_DDR\_DQ25\_502  
PS\_DDR\_DQ26\_502  
PS\_DDR\_DQ27\_502  
PS\_DDR\_DQ28\_502  
PS\_DDR\_DQ29\_502  
PS\_DDR\_DQ30\_502  
PS\_DDR\_DQ31\_502

PS\_DDR\_A0\_502  
PS\_DDR\_A1\_502  
PS\_DDR\_A2\_502  
PS\_DDR\_A3\_502  
PS\_DDR\_A4\_502  
PS\_DDR\_A5\_502  
PS\_DDR\_A6\_502  
PS\_DDR\_A7\_502  
PS\_DDR\_A8\_502  
PS\_DDR\_A9\_502  
PS\_DDR\_A10\_502  
PS\_DDR\_A11\_502  
PS\_DDR\_A12\_502  
PS\_DDR\_A13\_502  
PS\_DDR\_A14\_502

PS\_DDR\_DQS\_P0\_502  
PS\_DDR\_DQS\_N0\_502  
PS\_DDR\_DQS\_P1\_502  
PS\_DDR\_DQS\_N1\_502  
PS\_DDR\_DQS\_P2\_502  
PS\_DDR\_DQS\_N2\_502  
PS\_DDR\_DQS\_P3\_502  
PS\_DDR\_DQS\_N3\_502

PS\_DDR\_CKP\_502  
PS\_DDR\_CKN\_502

PS\_DDR\_BA0\_502  
PS\_DDR\_BA1\_502  
PS\_DDR\_BA2\_502

PS\_DDR\_DM0\_502  
PS\_DDR\_DM1\_502  
PS\_DDR\_DM2\_502  
PS\_DDR\_DM3\_502

PS\_DDR\_CS\_B\_502  
PS\_DDR\_WE\_B\_502  
PS\_DDR\_CAS\_B\_502  
PS\_DDR\_RAS\_B\_502  
PS\_DDR\_CKE\_502  
PS\_DDR\_ODT\_502

PS\_DDR\_DRST\_B\_502

PS\_DDR\_VRP\_502  
PS\_DDR\_VRN\_502

C3  
B3  
A2  
A4  
D3  
D1  
C1  
E1  
E2  
E3  
G3  
H3  
J3  
H2  
H1  
J1  
P1  
P3  
R3  
R1  
T4  
U4  
U2  
U3  
V1  
Y3  
W1  
Y4  
Y2  
W3  
V2  
V3

DQ0  
DQ1  
DQ2  
DQ3  
DQ4  
DQ5  
DQ6  
DQ7  
DQ8  
DQ9  
DQ10  
DQ11  
DQ12  
DQ13  
DQ14  
DQ15  
DQ16  
DQ17  
DQ18  
DQ19  
DQ20  
DQ21  
DQ22  
DQ23  
DQ24  
DQ25  
DQ26  
DQ27  
DQ28  
DQ29  
DQ30  
DQ31

N2  
K2  
M3  
K3  
M4  
L1  
L4  
K4  
K1  
J4  
F5  
G4  
E4  
D4  
F4

C2  
B2  
G2  
F2  
R2  
T2  
W5  
W4

L2  
M2  
L5  
R4  
J5

A1  
F1  
T1  
Y1

N1  
M5  
P5  
P4  
N3  
N5

B4  
H5  
G5

R70  
40.2 Ohms 1% 1/16W  
R71  
40.2 Ohms 1% 1/16W

1V2  
GND

Match all signal trace lengths for DQ groups with a max deviation of  $\pm 50$  mils and route on the same layer.

Route address and command signals on a different layer than the data and data mask signals.

Route clock on inner layers with outer-layer run lengths held to under 500 mils and maintain a 10-mil spacing from other nets. Length match clock traces within  $\pm 25$  mils, with CKP and CKN traces matched within  $\pm 10$  mils. Do not route CKP/CKN pair and CKE close to address signals.


Route address and command signals on a different layer than the data and data mask signals.

LPDDR2-SDRAM-IO[0..57]

LPDDR2-SDRAM-IO.DQ[0..31]  
LPDDR2-SDRAM-IO.A[0..9]  
LPDDR2-SDRAM-IO.DQS\_P[0..3]  
LPDDR2-SDRAM-IO.DQS\_N[0..3]  
LPDDR2-SDRAM-IO.DM[0..3]  
LPDDR2-SDRAM-IO.CS\_B  
LPDDR2-SDRAM-IO.CKE  
LPDDR2-SDRAM-IO.CKP  
LPDDR2-SDRAM-IO.CKN

NetGroup

LPDDR2-SDRAM-IO[0..57]



krtkl inc.  
350 Townsend Street  
Suite 301A  
San Francisco, CA 94107  
+1 415 857 4857

DRAWN BY	B. Hammond	DATE	11/22/2015
CHECKED BY	J. Weatherbee	DATE	11/23/2015
APPROVED BY	J. Weatherbee	DATE	11/23/2015

TITLE snickerdoodle FPGA Module		
PATH /X13		
DESCRIPTION Zynq SoC		
SIZE B	DRAWING NO. 15081800-01	REV 2
SHEET 24 OF 30		



U13D  
XC7Z010/XC7Z020

BANK 35

IO\_0\_35  
IO\_L1P\_T0\_AD0P\_35  
IO\_L1N\_T0\_AD0N\_35  
IO\_L2P\_T0\_AD8P\_35  
IO\_L2N\_T0\_AD8N\_35  
IO\_L3P\_T0\_DQS\_AD1P\_35  
IO\_L3N\_T0\_DQS\_AD1N\_35  
IO\_L4P\_T0\_35  
IO\_L4N\_T0\_35  
IO\_L5P\_T0\_AD9P\_35  
IO\_L5N\_T0\_AD9N\_35  
IO\_L6P\_T0\_35  
IO\_L6N\_T0\_VREF\_35  
IO\_L7P\_T1\_AD2P\_35  
IO\_L7N\_T1\_AD2N\_35  
IO\_L8P\_T1\_AD10P\_35  
IO\_L8N\_T1\_AD10N\_35  
IO\_L9P\_T1\_DQS\_AD3P\_35  
IO\_L9N\_T1\_DQS\_AD3N\_35  
IO\_L10P\_T1\_AD11P\_35  
IO\_L10N\_T1\_AD11N\_35  
IO\_L11P\_T1\_SRCC\_35  
IO\_L11N\_T1\_SRCC\_35  
IO\_L12P\_T1\_MRCC\_35  
IO\_L12N\_T1\_MRCC\_35  
IO\_L13P\_T2\_MRCC\_35  
IO\_L13N\_T2\_MRCC\_35  
IO\_L14P\_T2\_AD4P\_SRCC\_35  
IO\_L14N\_T2\_AD4N\_SRCC\_35  
IO\_L15P\_T2\_DQS\_AD12P\_35  
IO\_L15N\_T2\_DQS\_AD12N\_35  
IO\_L16P\_T2\_35  
IO\_L16N\_T2\_35  
IO\_L17P\_T2\_AD5P\_35  
IO\_L17N\_T2\_AD5N\_35  
IO\_L18P\_T2\_AD13P\_35  
IO\_L18N\_T2\_AD13N\_35  
IO\_L19P\_T3\_35  
IO\_L19N\_T3\_VREF\_35  
IO\_L20P\_T3\_AD6P\_35  
IO\_L20N\_T3\_AD6N\_35  
IO\_L21P\_T3\_DQS\_AD14P\_35  
IO\_L21N\_T3\_DQS\_AD14N\_35  
IO\_L22P\_T3\_AD7P\_35  
IO\_L22N\_T3\_AD7N\_35  
IO\_L23P\_T3\_35  
IO\_L23N\_T3\_35  
IO\_L24P\_T3\_AD15P\_35  
IO\_L24N\_T3\_AD15N\_35  
IO\_25\_35

G14 JA1\_P4  
C20 JA1\_P14  
B20 JA1\_P12  
B19 JA1\_P20  
A20 JA1\_P18  
E17 JA1\_P17  
D18 JA1\_P19  
D19 JA1\_P8  
D20 JA1\_P6  
E18 JA1\_P5  
E19 JA1\_P7  
F16 JA1\_P11  
F17 JA1\_P13  
M19 JA2\_P32  
M20 JA2\_P30  
M17 JA2\_P29  
M18 JA2\_P31  
L19 JA2\_P23  
L20 JA2\_P25  
K19 JA2\_P26  
J19 JA2\_P24  
L16 JA2\_P35  
L17 JA2\_P37  
K17 JA2\_P38  
K18 JA2\_P36  
H16 JA1\_P38  
H17 JA1\_P36  
J18 JA1\_P35  
H18 JA1\_P37  
F19 JA1\_P23  
F20 JA1\_P25  
G17 JA1\_P32  
G18 JA1\_P30  
J20 JA1\_P29  
H20 JA1\_P31  
G19 JA1\_P26  
G20 JA1\_P24  
H15 JA2\_P14  
G15 JA2\_P12  
K14 JA2\_P20  
J14 JA2\_P18  
N15 JA2\_P17  
N16 JA2\_P19  
L14 JA2\_P5  
L15 JA2\_P7  
M14 JA2\_P11  
M15 JA2\_P13  
K16 JA2\_P8  
J16 JA2\_P6  
J15 JA2\_P4

JA1\_P[1..40]

JA2\_P[1..40]

U13C  
XC7Z010/XC7Z020

BANK 34

IO\_0\_34  
IO\_L1P\_T0\_34  
IO\_L1N\_T0\_34  
IO\_L2P\_T0\_34  
IO\_L2N\_T0\_34  
IO\_L3P\_T0\_DQS\_PUDC\_B\_34  
IO\_L3N\_T0\_DQS\_34  
IO\_L4P\_T0\_34  
IO\_L4N\_T0\_34  
IO\_L5P\_T0\_34  
IO\_L5N\_T0\_34  
IO\_L6P\_T0\_34  
IO\_L6N\_T0\_VREF\_34  
IO\_L7P\_T1\_34  
IO\_L7N\_T1\_34  
IO\_L8P\_T1\_34  
IO\_L8N\_T1\_34  
IO\_L9P\_T1\_DQS\_34  
IO\_L9N\_T1\_DQS\_34  
IO\_L10P\_T1\_34  
IO\_L10N\_T1\_34  
IO\_L11P\_T1\_SRCC\_34  
IO\_L11N\_T1\_SRCC\_34  
IO\_L12P\_T1\_MRCC\_34  
IO\_L12N\_T1\_MRCC\_34  
IO\_L13P\_T2\_MRCC\_34  
IO\_L13N\_T2\_MRCC\_34  
IO\_L14P\_T2\_SRCC\_34  
IO\_L14N\_T2\_SRCC\_34  
IO\_L15P\_T2\_DQS\_34  
IO\_L15N\_T2\_DQS\_34  
IO\_L16P\_T2\_34  
IO\_L16N\_T2\_34  
IO\_L17P\_T2\_34  
IO\_L17N\_T2\_34  
IO\_L18P\_T2\_34  
IO\_L18N\_T2\_34  
IO\_L19P\_T3\_34  
IO\_L19N\_T3\_VREF\_34  
IO\_L20P\_T3\_34  
IO\_L20N\_T3\_34  
IO\_L21P\_T3\_DQS\_34  
IO\_L21N\_T3\_DQS\_34  
IO\_L22P\_T3\_34  
IO\_L22N\_T3\_34  
IO\_L23P\_T3\_34  
IO\_L23N\_T3\_34  
IO\_L24P\_T3\_34  
IO\_L24N\_T3\_34  
IO\_25\_34

R19 JB2\_P4  
T11 JB1\_P5  
T10 JB1\_P7  
T12 JB1\_P8  
U12 JB1\_P6  
U13 JB1\_P17  
V13 JB1\_P19  
V12 JB1\_P14  
W13 JB1\_P12  
T14 JB1\_P20  
T15 JB1\_P18  
P14 JB1\_P11  
R14 JB1\_P13  
Y16 JB1\_P26  
Y17 JB1\_P24  
W14 JB1\_P29  
Y14 JB1\_P31  
T16 JB1\_P23  
U17 JB1\_P25  
V15 JB1\_P32  
W15 JB1\_P30  
U14 JB1\_P35  
U15 JB1\_P37  
U18 JB1\_P38  
U19 JB1\_P36  
N18 JB2\_P38  
P19 JB2\_P36  
N20 JB2\_P35  
P20 JB2\_P37  
T20 JB2\_P23  
U20 JB2\_P25  
V20 JB2\_P29  
W20 JB2\_P31  
Y18 JB2\_P32  
Y19 JB2\_P30  
V16 JB2\_P26  
W16 JB2\_P24  
R16 JB2\_P14  
R17 JB2\_P12  
T17 JB2\_P11  
R18 JB2\_P13  
V17 JB2\_P17  
V18 JB2\_P19  
W18 JB2\_P20  
W19 JB2\_P18  
N17 JB2\_P5  
P18 JB2\_P7  
P15 JB2\_P8  
P16 JB2\_P6  
T19 JB1\_P4

JB1\_P[1..40]

JB2\_P[1..40]

U13B  
XC7Z010/XC7Z020

BANK 13


IO\_L6N\_T0\_VREF\_13  
IO\_L11P\_T1\_SRCC\_13  
IO\_L11N\_T1\_SRCC\_13  
IO\_L12P\_T1\_MRCC\_13  
IO\_L12N\_T1\_MRCC\_13  
IO\_L13P\_T2\_MRCC\_13  
IO\_L13N\_T2\_MRCC\_13  
IO\_L14P\_T2\_SRCC\_13  
IO\_L14N\_T2\_SRCC\_13  
IO\_L15P\_T2\_DQS\_13  
IO\_L15N\_T2\_DQS\_13  
IO\_L16P\_T2\_13  
IO\_L16N\_T2\_13  
IO\_L17P\_T2\_13  
IO\_L17N\_T2\_13  
IO\_L18P\_T2\_13  
IO\_L18N\_T2\_13  
IO\_L19P\_T3\_13  
IO\_L19N\_T3\_VREF\_13  
IO\_L20P\_T3\_13  
IO\_L20N\_T3\_13  
IO\_L21P\_T3\_DQS\_13  
IO\_L21N\_T3\_DQS\_13  
IO\_L22P\_T3\_13  
IO\_L22N\_T3\_13

V5 JCI\_P4  
U7 JCI\_P5  
V7 JCI\_P7  
T9 JCI\_P8  
U10 JCI\_P6  
Y7 JCI\_P38  
Y6 JCI\_P36  
Y9 JCI\_P35  
Y8 JCI\_P37  
V8 JCI\_P23  
W8 JCI\_P25  
W10 JCI\_P32  
W9 JCI\_P30  
U9 JCI\_P29  
U8 JCI\_P31  
W11 JCI\_P26  
Y11 JCI\_P24  
T5 JCI\_P11  
U5 JCI\_P13  
Y12 JCI\_P14  
Y13 JCI\_P12  
V11 JCI\_P17  
V10 JCI\_P19  
V6 JCI\_P20  
W6 JCI\_P18

JCI\_P[1..40]

Only for XC7Z020

			krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857			TITLE snickerdoodle FPGA Module		
 Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit <a href="http://creativecommons.org/licenses/by-sa/4.0/">http://creativecommons.org/licenses/by-sa/4.0/</a>			DRAWN BY B. Hammond 11/22/2015			PATH /X13		
						DESCRIPTION Zynq SoC		
 Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit <a href="http://creativecommons.org/licenses/by-sa/4.0/">http://creativecommons.org/licenses/by-sa/4.0/</a>			NAME			SIZE		
			DATE			DRAWING NO.		
			REV			SHEET 25 OF 30		
CHECKED BY J. Weatherbee 11/23/2015			NAME J. Weatherbee 11/23/2015			B 15081800-01 2		
APPROVED BY J. Weatherbee 11/23/2015			NAME J. Weatherbee 11/23/2015			B 15081800-01 2		





Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To View a copy of this license please visit <http://creativecommons.org/licenses/by-sa/4.0/>

DRAWN BY

B. Hammond

CHECKED BY

J. Weatherbee

APPROVED BY

J. Weatherbee

NAME

DATE

11/22/2015

11/23/2015

11/23/2015

TITLE

snickerdoodle FPGA Module

PATH

/X14

DESCRIPTION

LPDDR2 RAM

SIZE

B


DRAWING NO.

15081800-01


REV


2

SHEET 26 OF 30









		krtkl inc. 350 Townsend Street Suite 301A San Francisco, CA 94107 +1 415 857 4857		TITLE snickerdoodle FPGA Module	
				PATH /X17	
		Copyright 2015 krtkl inc. This schematic is made available under a Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license please visit <a href="http://creativecommons.org/licenses/by-sa/4.0/">http://creativecommons.org/licenses/by-sa/4.0/</a>		DESCRIPTION WLink 8 Radio	
				SIZE B	DRAWING NO. 15081800-01
DRAWN BY B. Hammond		DATE 11/22/2015		REV 2	
CHECKED BY J. Weatherbee		DATE 11/21/2015		SHEET 30 OF 30	
APPROVED BY J. Weatherbee		DATE 11/21/2015			