Digital tech.	nk Zi	<i>-</i>	vertiere )	kno6elf	50P sum of products (Minterm) / Pas product of soms (Maxterm)
	unsigned	0:	1		
Hexadecimal	Decimal	0000	o's complement	sign/majnitude	000 -> A+B 50P: y = (A-B) /
1	1	0001	1	1	0 1 1 -> A-B
7	2	0010	2	2	100 -> A+B Pos: Y = (A+B) . (A+B) .
3	3	0011	3	3	111 -> A-B
4	4	0100	4	4	
5	5	0101	5	5	Karnangh Maps
6	6	0110	6	6	
7	7	0111	7	7	AB 00 01 11 10
8	8	1000	-8	-0	00 1 00 1 SoP: Y = (B.D) + (B.D) (B A → A
9	9	1001	-7	-1	010110
A	10	1010	-6	-2	110110 Pos: Y = (B+D) (B+D) (B + D)
B	11	1011	-5	- 3	10 1001
C	12	1100	-4	-4	
0	13	1101	-3	-5	
E	14	1110	-2	-6	7517 Finite state Machine
F	1.5	1111	-1	-7	Input.
		> Sign /magh			Moor Sit Output depends only on current state.
subtraction	a l				
+ Every comb	9	- subtrai	circuits for neg		Mealy (S1) Input on the Output depends on current stake and on by
How many  210 = 1024	ination  bits to  10 6it	- subtrains - other represent (100 5 [9:0] > 0	circuits for neg	sative numbers	Mealy Si Port Output depends on current stark and on by
How many  210 = 1024	ination  bits to  10 6it	- subtrains - other represent (100 5 [9:0] > 0	circuits for neg	sative numbers	Mealy (S1) Pert of Output depends on current stake and on by
How many  210 = 1024	ination  bits to  10 6it	- subtrained - ofther	circuits for neg  00/10 ?  p to 1023  dress => 210 cysle	gative numbers	Mealy Salary Output depends on current stake and on by  NS CS OL -/  Diagram  1. Reset State  2. Names of States
How many  210 = 1024	ination  bits to  10 6it	- subtrains - other represent (100 5 [9:0] > 0	circuits for neg  00/10 ?  p to 1023  dress => 210 cysle	sative numbers	Mealy (SA) Port Output depends on current stake and on by  NSL NS CS OL /  Diagram  1.0 Reset State 2. Names of States 3. Do not mix Mar & Mealy (Output)
How many  210 = 1024	ination  bits to  10 6it	- other  represent (100  s [9:0] => u,  ry cycles?  Fort and endada  46 = 4.210	circuits for neg  00/10 2  10 1023  dress => 210 cycle  T 1012  G1 109	gative numbers	Mealy SI Part Output depends on current stake and on hy  Diagram  1. Reset State 2. Names of States 3. Do not mix Moor & Mealy (Output)
How many  210 = 1024	ination  bits to  10 6it	- other  represent (100  s [9:0] => u  ry cycles?  for and end add  46 = 4.210	circuits for reg  00/10 ?  1023  dress  210 cycle  T 1012  G1 109  T 106	John P Pico- 10-9 n nano- 10-6 M micro-	Mealy (S) hest of States  2. Names of States  3. Do not mix Moor & Mealy (Output)  4. Output everywhere N=00
How many  210 = 1024	ination  bits to  10 6it	- subtrained - other  represent (100  s [9:0] => u  ry cycles?  Fort and end add  46 = 4.210  tera-  sign-	circuits for reg  00/10 ?  1023  dress 210 cycle  T 1012  G1 109  H 106  K 103	pative numbers  10-12 P Pico- 10-9 n nano- 10-6 M micro- 10-3 m milli-	Mealy (S1) Post of Output depends on current stake and on ly  Diagram  1. Reset State 2. Names of States 3. Do not mix Moor & Mealy (Output) 4. Output everywhere 10=00 5. Label transitions
How many  210 = 1024	ination  bits to  10 6it	- subtraint - other  represent (100  s [q:0] => u,  ry cycles?  tert and end add  46 = 4.210  tera-  giga-  mega-	circuits for reg  00/10 ?  1023  dress => 210 cysle  T 1012  G1 109  H 106  k 103  h 102	John Pico- 10-12 P Pico- 10-9 n nano- 10-6 µ micro- 10-3 m milli- 10-2 c centi-	Mealy Si her Output depends on current stack and on the NSL) NS (S OL)  Diagram  1. Reset State 2. Names of States 3. Do not mix Moor ( Mealy (Output)) 4. Output everywhere 1000. 5. habel transitions
How many  210 = 1024	ination  bits to  10 6it	- subtraint - other -	circuits for reg  00/10 ?  1023  dress => 210 cysle  T 1012  G1 109  H 106  k 103  h 102	pative numbers  10-12 P Pico- 10-9 n nano- 10-6 M micro- 10-3 m milli-	Mealy Si Pert of Output depends on current stack and on the Diagram  Diagram  1. Reset State 2. Names of States 3. Do not mix Moor ( Mealy (Output)) 4. Output everywhere 1000 5. Label transitions

ss embly	Code		To return	to t	orner pr	gramm c	after man	y jumps (5.	46 routines)
add/sub	\$30, \$51, \$52	#\$50 = \$51 ± \$52	addi	\$ sp	\$ sp , -	4 +	= shift sp		
1w 15w	\$50,0(\$51)	# load /store word	Sw	\$ra,	0(\$sp)				
addi /subi	\$50, \$51, 2	# add/sub integes		4 _					
beg/bne	\$ 50, \$s1, target	# branche if equal/not equal	100		, O (\$sp)		+ V . 01		
sil /srl	\$50, \$51, 2	# shift left/right logical (*2")	addi		\$ sp, 4	7	t shiff s	p back	
	\$50,\$\$1,2	# shift left / right arithetically (negative)	jr	\$ra		X			
j	target	# jump to target							
jr	\$ra	# jump back to former noutine							
lui	\$50, 0x 1234	# load upper [31 316]							
ori	\$s0, 0x8000	# load lower [15:0]							
target :									
slt	\$50,\$51,\$52	'# set less than (\$s1< \$s2)?1:0;							
jal	name	# jump and link subroutine							
\$ 50	stack pointer:	given by last noutine							
		1. move forward (-4) 2. store result 3. move back (+4)							
Sna	address of previous r	outine							
			Single-Cycle	e a P	erform ear	ch instru	ction in	one-cycle	
					> constant	CP1 (=	1) 00	sipelining,	
		Cycles per instruction	Multi-Cycle	.: Pe	erform each	instruct	ion in	nultiple c	,cles
Speed :	T = / CPI	o F Krequercy			> pipe Uning	can incr	ease the	oughput	*

Verilog Example: module name (input [:] a, output reg [:] b, input e, output [:]d); -->0-Not \* 1, % mult., div., mod wire [:] e; Listable if same type and bits! add, sub +,-4,77 add zeros on both sides shift reg [:] f ; parameter 9 = 315001; arithmetic shift 444,777 zenos right side, old MSB right side <, <=, >, >=, ==, i= assign e= a; comparison 8, ~8 always @ (\*) AND, NAND 7) = 0 f = a? 1,~ OR, NOR always @ (posedge ...)
begin =)D- =)D0-XOR, XNOR 1,~1 if (c) b =+; -6 E C; Buffer case (a) 4'boom: d = 7'b 001\_1010;

default: d = 7'b 0; 2610; 2'h Fo; Binary number Hex number Non-blocking end of always block endcase Blocking assign (h[0]=(a[1])? a[1] : a[2]; Stackable endmodule if there is no begin in an always black, the first instruction will be treated sequential and the following ones combinational It is not possible to define a module in an other one module big ( ...); small name 1 (0a (A), 0b (B), 0c (C)); Maximum operating frequency = 1/critical path endmodule Shortest path : contamination delay tecq · # gates Critical path : propagation delay tpag · # gates ! Wiring has no delay! To 7 tod + tpcq + tsetup ! Inverter!

Instruction Formats Cache R-Type (Register operands) Temporal locality: load just that word into cache (add, sub, mul, div, slt, ...) spacial locality; load the whole block into cache add rd, rs, rt If a word is loaded: 1. Search cache 1 cycle
2. Search memory X cycles rs, rt: Source registers & destination register op & operation code (o for R-type instructions) Time maded with miss : 1+x first : the finction to perform shant : Shift amount for shift instruction, & otherwise Compulsary misses & When data is loaded the first time and is + con be improved with larger block size 1- Type (Immediate Operands) OP RS RT Im mediate 16 Econstant direct mapped cache: Every mem. location has only one cache location imm: 16 bit two's complement mem adr. = Black size Cache adr. (beg, addi, suli, sw, lw,) addi rt, rs, imm reduces conflict misses set associative cache? Memory blacks maped to exactly one set J-Type (jumping)

(i, ir, jal, --) In the set, the blocks can be stored addr Conflict misses: Cache misses because data in cache was replaced.

Multicycled Processors + Areacritical components are reused -> reducing area + simple instructions finish faster + critical path reduced -> higher frequency - more complex control, higher control overhead - not necessarily faster. Depends on average CPI Data hazard: if next instruction reads result Latercy: Time to do one complete instruction Throughput: number of instructions per fineurit Operating frequency: 1 Operation / 1 Time unit Increase speed & T = N. CPI. fincrease o more modern manufacturing technology

adapt pipelining

redesign limprove timing-critical components

overtact · adapt CISC (complex instruction set comput)
· one instruction can do more " improve compiler -> more appinized cook CPI reduction adapt PISC (Reduced Instruction set computer)

-> simpler instructions are executed

add parallel execution units faster

-> do more per cycle

