

## 1. Summary

Acting as a peripheral, the UART module provides serial communication capabilities to the Airi5c processor. After a complete redesign, this Module now supports the following features:

- AHB-Lite interface
- Separate registers for control, rx and tx status, all with set/clear access capability
- configurable and independent rx and tx FIFO size (1 - 256 frames)
- configurable number of data bits (5, 6, 7, 8, 9)
- configurable parity settings (none, even, odd)
- configurable number of stop bits (1, 1.5, 2)
- support for hardware flow control (rts/cts)
- support for default and none default baud rates
- accessible rx and tx FIFO fill levels
- configurable and independent watermark settings for rx and tx FIFO fill level with interrupt generation
- error detection
- extensive interrupt capabilities

## 2. Parameters

These parameters have to be set at synthesis, they cannot be changed at runtime.

Parameter	Default	Description
BASE_ADDR	0xC0000200	Base address of the UART module, the addresses of all registers are increments of 4 beginning at this address
TX_ADDR_WIDTH	5	Address width of the tx FIFO, defining the max size of the tx FIFO ( $size = 2^{width}$ )
RX_ADDR_WIDTH	5	Address width of the rx FIFO, defining the max size of the rx FIFO ( $size = 2^{width}$ )

## 3. Registers

The UART module includes the following 10 32-bit data, control and status registers, which can be accessed via AHB-Lite interface. In the old processor design, the address space of each peripheral was restricted to 4 32-bit words. With the introduction of the new UART module this number has been increased to 64. Remember that the base address of each peripheral has been changed accordingly and need to be changed in your programs too!

Reserved fields are hardwired to zero, writing to those fields has no effect. Errors are normally set at the end of the particular frame where the error occurred. The only exceptions are tx overflow error and rx underflow error, which are set immediately. Once set, all error stay set as long as they get reset manually.

Address	Type	Description
BASE_ADDR + 0x00 0xC0000200	DATA	Write access writes to tx FIFO, read access reads from rx FIFO
BASE_ADDR + 0x04 0xC0000204	Ctrl reg	This register contains all communication settings, such as data bits, parity, stop bits, flow control and baud rate
BASE_ADDR + 0x08 0xC0000208	Ctrl reg set	Writing to this register automatically sets the specified bits in ctrl reg
BASE_ADDR + 0x0C 0xC000020C	Ctrl reg clr	Writing to this register automatically clears the specified bits in ctrl reg
BASE_ADDR + 0x10 0xC0000210	Tx stat reg	This register contains the tx status, such as tx FIFO fill level, errors and interrupt enables
BASE_ADDR + 0x14 0xC0000214	Tx stat reg set	Writing to this register automatically sets the specified bits in tx stat reg
BASE_ADDR + 0x18 0xC0000218	Tx stat reg clr	Writing to this register automatically clears the specified bits in tx stat reg
BASE_ADDR + 0x1C 0xC000021C	Rx stat reg	This register contains the rx status, such as rx FIFO fill level, errors and interrupt enables
BASE_ADDR + 0x20 0xC0000220	Rx stat reg set	Writing to this register automatically sets the specified bits in rx stat reg
BASE_ADDR + 0x24 0xC0000224	Rx stat reg clr	Writing to this register automatically clears the specified bits in rx stat reg

### 3.1. Control Register

Bits	Access	Description
31:29	rw	Number of data bits (0b000: 5, ..., 0b011: 8, 0b100: 9)
28:27	rw	Parity setting (0b00: none, 0b01: even, 0b10: odd)
26:25	rw	Number of stop bits (0b00: 1, 0b01: 1.5, 0b10: 2)
24	rw	Flow control (0b0: none, 0b1: rts/cts)
23:0	rw	Baud register, containing the number of clock cycles per bit ( $c_{bit} = \frac{f_{osc}}{BAUD}$ )

If the number of data bits is set to 9, the number of stop bits is automatically set to 1 and parity is set to none. When writing an invalid value (e.g. 0b101: 10 data bits), the particular field is set to the highest possible value instead. A set access resulting in an invalid value is ignored. Modifications of the bits in the control register come into effect immediately. Make sure that there is no active communication when modifying this register, otherwise data loss and communication errors can occur. The default communication settings are:

- Data bits: 8
- Parity: none
- Stop bits: 1
- Flow control: none
- Baud rate: 9600 (at 32 MHz)

### 3.2. Tx status register

Bits	Access	Description
31	rw	Clear tx FIFO
30:27	r	reserved
26	rw	Tx overflow error interrupt enable
25	rw	Tx watermark reached interrupt enable
24	rw	Tx empty interrupt enable
23:20	r	reserved
19	rw	Tx overflow error (write access when FIFO is full)
18	r	Tx fill level $\leq$ tx watermark
17	r	Tx empty
16	r	Tx full
15:8	r	Tx watermark
7:0	r	Tx fill level

### 3.3. Rx status register

Bits	Access	Description
31	rw	Clear rx FIFO
30	rw	Rx frame error interrupt enable
29	rw	Rx parity error interrupt enable
28	rw	Rx noise error interrupt enable
27	rw	Rx underflow error interrupt enable
26	rw	Rx overflow error interrupt enable
25	rw	Rx watermark reached interrupt enable
24	rw	Rx full interrupt enable
23	rw	Rx frame error (no stop bit detected)
22	rw	Rx parity error (parity received $\neq$ calculated)
21	rw	Rx noise error (samples taken from one bit differ)
20	rw	Rx underflow error (read from empty rx FIFO)
19	rw	Rx overflow error (received data while rx FIFO was full)
18	r	Rx fill level $\geq$ rx watermark
17	r	Rx empty
16	r	Rx full
15:8	rw	Rx watermark
7:0	r	Rx fill level

## 4. Interrupts

The UART module supports several interrupts, which are stated in the tx and rx status register. All interrupts are disabled by default and have to be enabled manually if desired. Besides the individual interrupt signals, there is also a special signal “int\_any” available at the port of this module which is set whenever at least one interrupt has occurred. Some interrupt signals are connected to the specific error signals. In this case an interrupt service routine has to reset the specific error flag, otherwise the interrupt will fire again and again.

## 5. Functionality

Transmitting data can be achieved writing to the DATA address, which effectively writes to the tx FIFO. As long as the tx FIFO is not full, new data can be written to it immediately in a row. The UART module automatically reads the data in the tx FIFO and transmits it via the tx pin. When writing to the tx FIFO while it is full, the data written to it is lost and the tx overflow error is set.

Incoming data via the rx pin is automatically written to the rx FIFO, which can be read from by reading from the DATA address. As long as

the rx FIFO is not full, data can be received. As soon as the rx FIFO is full, any incoming data is lost and the rx overflow error is set. The data in the rx FIFO (as well as the tx FIFO) never gets overwritten. In order to free memory, data has to be read or the tx/rx clear flag has to be set.

Each bit of incoming data is sampled 3 times at and around its timed midpoint. If the samples differ, the noise error is set at the end of the specific frame.

## **6. Flow Control**

The UART module supports rts/cts hardware flow control. Rts is an output of the receiver called *ready to send* which is connected to the cts input of the transmitter called *clear to send* (and vice versa). Set to high, rts signals the transmitter, that its rx FIFO is not full and new data can be received. As soon as the rx FIFO is full, rts is set to low, signaling the transmitter that it has to stop transmission. To prevent data loss, rts is already set to low, when there is only space for 4 more frames in the rx FIFO.

The rts and cts and pins are currently not connected in our FPGA designs!