10GBASE-T Coding and Modulation: 128-DSQ + LDPC


IEEE P802.3an Task Force Ottawa, September 29 – October 1, 2004

revised 27 Sep 04

Gottfried Ungerboeck



Precoding system and definition of SNR



Signal-to-noise ratio SNR = E_x/σ_w^2






2-D constellations for modulation rates in 800+ Mb range

12-PAM² (with or w/o hole)

128-DSQ (Double SQuare)



Signal energy per dimension at precoder output $E_x = (2M)^2/12$

$$E_x / \Delta_0^2 = 48/4 = 12$$


$$E_{\rm x}/\Delta_0^2 = (256/3)/8 = 10.666$$

-0.5115 dB





128-DSQ: probability of intra-subset errors



This confirms the need for 12 dB set partitioning



Coding, modulation, framing: two variants

Variant I: 128-DSQ + LDPC(1024,821) (M = 384, $d^H \ge 14$)

- LDPC coding weak w.r.t. to uncoded-bit-only error performance
- Code rate 3.1035 bit/dim
- Framing example: 1 frame = 8 code blocks → modulation rate 821.51 Mbaud, 0.29% overhead for synch and aux. channel.


Variant II: 128-DSQ + LDPC(1024,797) (M = 512, $d^{H} \ge 18$)

- Stronger LDPC coding better matched to uncoded-bit-only error performance
- Code rate 3.0566 bit/dim (-0.0469 bit/dim vs. 0.28 dB gain)
- Framing example: 1 frame = 1 code block → modulation rate 833.33 Mbaud (25 MHz x 100/3), 0.28% overhead for synch and aux. channel.



Coding, modulation, framing: variant I

128-DSQ modulation with 12 dB set partitioning (16 2-D subsets) and (1024,821) LDPC coding




Code block = 1589 info bits encoded into 512 PAM symbols (3.1035 bit/dim)

Framing example

10GBASE-T Frame =


8 code blocks over four pairs = 8 x 1589 bits = 195 x 65-bit blocks + 37 overhead bits (0.29%)





Coding, modulation, framing: variant II

128-DSQ modulation with 12 dB set partitioning (16 2-D subsets) and (1024,797) LDPC coding




Code block = 1565 info bits encoded into 512 PAM symbols (3.0566 bit/dim)

Framing example


10GBASE-T Frame =

1 Code block over four pairs: 1565 bits = 24 x 65-bit blocks + 5 overhead bits (0.28%)





128-DSQ bit mapping: 3 uncoded bits, 4 coded bits




Basic 128-DSQ with cyclic precoding extensions






128-DSQ bit mapping



128-DSQ bit mapping: implementation


7-bit label

two 16-PAM symbols






128-DSQ soft demapping: 4 coded bits




$$\log \frac{\Pr(c_1 = 0/x_1)}{\Pr(c_1 = 1/x_1)} = \operatorname{llrb}(x_1 \mod 4) \qquad \log \frac{\Pr(c_2 = 0/x_1)}{\Pr(c_2 = 1/x_1)} = \operatorname{llrb}(x_1 + 1 \mod 4)$$

$$\log \frac{\Pr(c_3 = 0/x_2)}{\Pr(c_3 = 1/x_2)} = \operatorname{llrb}(x_2 \mod 4) \qquad \log \frac{\Pr(c_4 = 0/x_2)}{\Pr(c_4 = 1/x_2)} = \operatorname{llrb}(x_2 + 1 \mod 4)$$

The function IIrb(x)




$$llrb(x) = ln \frac{\sum_{k} exp(-[x - (4k + 0)]^{2} / 2\sigma^{2}) + exp(-[x - (4k + 1)]^{2} / 2\sigma^{2})}{\sum_{k} exp(-[x - (4k + 2)]^{2} / 2\sigma^{2}) + exp(-[x - (4k + 3)]^{2} / 2\sigma^{2})} \quad \cong \quad \frac{1}{\sigma^{2}} \left\{ \begin{array}{l} x + 0.5 : & 0 \le x \le 0.5 \\ 1.5 - x : & 0.5 \le x \le 2.5 \\ x - 3.5 : & 2.5 \le x \le 4 \end{array} \right.$$





128-DSQ + LDPC performance




Problem in implementation of BP algorithm found. Correct result are better by about 0.3 dB.





12-PAM-T and 128-DSQ + LDPC performance







Conclusions

- 128-DSQ constellation is the natural in-between 8-PAM and 16-PAM modulation
- Bit mapping, precoding, metric calculation, subset decoding: all based on simple logic and power-of-two based arithmetic
- Stronger LDPC(1024,797) code is better matched to uncoded-bit-only error performance
- and leads to simple low-overhead framing and easy clock generation.

