LABORATORY FOR COMPUTER SCIENCE



An Exercise in High-level Architectural Description using a Synthesizable Subset of Term Rewriting Systems

Computation Structures Group Memo 403 October 27, 1997

James C. Hoe, Martin Rinard and Arvind

This paper describes research done at the Laboratory for Computer Science of the Massachusetts Institute of Technology. Funding for this work is provided in part by the Advanced Research Projects Agency of the Department of Defense under the Office of Naval Research contract N00014-92-J-1310 and Ft. Huachuca contract DABT63-95-C-0150.

An Exercise in High-level Architectural Description using a Synthesizable Subset of Term Rewriting Systems

James C. Hoe, Martin Rinard and Arvind February 2, 1998

1 Introduction

This paper presents a study on the viability of using term rewriting systems (TRS) as an architectural description framework in computer-aided hardware synthesis. The purpose of this study is to guide the development of a new description language called Bluespec. We want Bluespec to offer the semantics and the high-level constructs of TRS's to concisely and accurately describe complicated hardware mechanisms and behaviors. However, we also want to suitably constrain the language so a description can be realistically synthesized.

This research is motivated by the possibility to dramatically reduce hardware design time through the elevation of hardware design abstractions and greater involvement of automated synthesis and verification tools. In the design flow on Figure 1, we envision an architect focusing the majority of his attention in producing an architectural specification using high-level constructs in Bluespec. A specification is fully debugged interactively at this high level of abstraction using automatically generated simulators and computer-aided proof systems. With this specification as the blueprint, lower-level Bluespec descriptions of optimized implementation specifications can be generated by either automatic or human-driven means. The correctness of the implementation specifications can be formally verified against the initial architectural specification without a lengthy hit-and-miss validation process. Beyond this stage, human involvement is limited to high-level guidance, such as selecting one of the verified designs for the final stages of synthesis. The potential reduction in time, effort and risk will enable hardware solutions to become competitive in many applications that we currently endure in software as an engineering compromise.

To understand the issues in mapping TRS to hardware structures, we studied TRS descriptions of two processors. The first is a simple single-cycle, non-pipelined processor, and the other is a processor with machineries for register renaming and out-of-order execution. The two TRS descriptions were developed as part of a research into modeling hardware systems for formal verification[1, 4]. Two exercises were conducted by this study. In the first exercise, we adopted the syntax of Parallel Haskel (or pH)[3], a functional language with TRS semantics, to encode the TRS's of the two processor models. Based on this experience, we developed Bluespec_{pH} from a stylized subset of pH's syntax and semantics. By carefully constraining the features of the language, a Bluespec_{pH} description not only uses a high-level of programming abstraction, but it also has a clear mapping to hardware structures. As an added benefit, a Bluespec_{pH} description is a simulator of itself when executed as a pH program. With newly gained understanding on language requirements, in a second exercise, we investigated Bluespec_C which uses the syntax of C[2], but provides its own TRS-based semantics. A Bluespec_C description can also be interpreted directly as C code for simulation, but a description must be augmented by additional wrapper C codes to execute.




Figure 1: A Highly Automated Hardware Design Flow using High-level Abstractions

Bluespec is a work in progress. This paper documents the findings from two preliminary exercises to develop the Bluespec architectural description language on top of the syntax from two well-known languages. The emphasis of this paper is on the language requirements for efficient hardware description and synthesis. Section 2 first reviews prior work in modeling microprocessor architecture using TRS's. Using the two TRS examples from Section 2, the subsequent sections identify issues encountered in our first study involving Bluespec_{pH}. Section 3 first discusses the the description and extraction of hardware state elements in TRS's. In Sections 4 thru 6, we then discusses the issues in describing combinational logic. In Section 7, we turn the attention to our experience with Bluespec_C. The paper concludes with a few closing remarks in Section 8. Complete Bluespec_{pH} and Bluespec_C sources produced in this study are included as appendices.

2 Modeling Hardware with TRS's

The development of Bluespec grew out of the research by Arvind and Shen [1, 4] in modeling complex architecture mechanisms for verification¹. Their modeling research is based on the formalism of term rewriting systems. A TRS consists of a set of terms and a set of rewriting rules. In the architectural context, terms usually represent the state of a system and the rules specify state transitions. The general structure of rewriting rules is as follows, where S and S' are terms, and P is a predicate:

$$S \ if \ p(S) \to S'$$

Starting from an initial system term, rewriting rules are applied to transform the system configuration dynamically. A rule can be used to rewrite a term if the rule's pattern, S, matches the term or one of its sub-terms, and the corresponding predicate is true. The term resulting from the rule's application is specified in S'. If several rules are applicable, then any applicable rule can be applied.

TRS's have been used extensively to define the operational semantics of programming languages. Their appeal for describing architectures stems from the fact that they can be used to model parallelism and non-deterministic behavior in a straightforward manner. Arvind and Shen have shown that TRS's can be used to model concisely very complex architectural features and to prove important equivalences and behavioral properties. A dynamically scheduled processors with out-of-order and speculative instruction execution can be modeled in a TRS with less than 20 rules.

¹The material in this section is taken from [1] with authors' permission

```
 \begin{array}{lll} \text{Inst} & \equiv & \text{r} := \mathsf{Loadc}(\mathsf{v}) & \textit{Load-constant Instruction} \\ & \text{r} := \mathsf{Loadpc} & \textit{Load-program-counter Instruction} \\ & \text{r} := \mathsf{Op}(\mathsf{r}_1, \mathsf{r}_2) & \textit{Arithmetic-operation Instruction} \\ & \text{Jz}(\mathsf{r}_1, \mathsf{r}_2) & \textit{Branch Instruction} \\ & \text{r} := \mathsf{Load}(\mathsf{r}_1) & \textit{Load Instruction} \\ & \text{Store}(\mathsf{r}_1, \mathsf{r}_2) & \textit{Store Instruction} \\ \end{array}
```

Figure 2: \mathcal{AX} , A Simple RISC Instruction Set. For the Load and Store instructions, register r_1 contains the data address; for the Jz instruction, register r_2 contains the branch target address.

To give insight to how TRS can be used in modeling hardware behavior, a highlight of two TRS's are presented. The first models a single-cycle, non-pipelined processor $\mathcal{P}_{\mathcal{B}}$, and the other models a dynamically scheduled processor with register renaming, $\mathcal{P}_{\mathcal{R}}$. Both processors implement \mathcal{AX} , a simple RISC instruction set described in Figure 2. Refer to [1, 4] for a complete presentation of this material.

The state of the system is modeled by a processor and a memory. The memory consists a set of cells with addresses and values. In the $\mathcal{P}_{\mathcal{B}}$ model, the processor state is described as a term $\mathsf{Proc}(\mathsf{pc}, \mathsf{rf}, \mathsf{prog})$, where pc , rf and prog represent the program counter, the register file, and the program memory, respectively. To give a flavor of how the rewriting rules can model processor execution, the rewriting rule that corresponds to the execution of an arithmetic instruction is given below:

Op Rule

```
\begin{array}{lll} & \mathsf{Proc}(\mathsf{ia},\ \mathsf{rf},\ \mathsf{prog}) & \mathit{if}\ \mathsf{prog}[\mathsf{ia}] = \mathsf{r} := \mathsf{Op}(\mathsf{r}_1,\mathsf{r}_2) \\ \longrightarrow & \mathsf{Proc}(\mathsf{ia} + 1,\ \mathsf{rf}[\mathsf{r} := \mathsf{v}],\ \mathsf{prog}) & \mathit{where}\ \mathsf{v} = \mathsf{Op}(\mathsf{rf}[\mathsf{r}_1],\mathsf{rf}[\mathsf{r}_2]) \end{array}
```

This rule is applicable to states in which the current instruction is a binary arithmetic operation such as addition. ($Op(rf[r_1], rf[r_2])$ means the value or the result of the operation applied to the two operands.) The rule updates the destination register in the register file so that it contains the result from performing operation on the two source registers. It also increments the program counter.

There is a separate rule to model the execution of each instruction type. The remaining rules for $\mathcal{P}_{\mathcal{B}}$ are the following:

```
Loadc Rule

Proc(ia, rf, prog) if prog[ia] = r:=Loadc(v)

→ Proc(ia+1, rf[r:=v], prog)

Loadpc Rule

Proc(ia, rf, prog) if prog[ia] = r:=Loadpc

→ Proc(ia+1, rf[r:=ia], prog)

Jz-Jump Rule

Proc(ia, rf, prog) if prog[ia] = Jz(r_1, r_2) and rf[r_1] = 0

→ Proc(rf[r_2], rf, prog)

Jz-NoJump Rule

Proc(ia, rf, prog) if prog[ia] = Jz(r_1, r_2) and rf[r_1] \neq 0

→ Proc(ia+1, rf, prog)
```

```
\begin{array}{lll} & \mathsf{Sys}(\mathsf{m}, \;\; \mathsf{Proc}(\mathsf{ia}, \;\; \mathsf{rf}, \;\; \mathsf{prog})) & \mathit{if} \;\; \mathsf{prog}[\mathsf{ia}] = \;\; \mathsf{Store}(\mathsf{r}_1, \mathsf{r}_2) \\ \longrightarrow & \mathsf{Sys}(\mathsf{m}[\mathsf{a} := \mathsf{rf}[\mathsf{r}_1]], \;\; \mathsf{Proc}(\mathsf{ia} + 1, \;\; \mathsf{rf}, \;\; \mathsf{prog})) & \mathit{where} \;\; \mathsf{a} = \mathsf{rf}[\mathsf{r}_1] \end{array}
```

In the $\mathcal{P}_{\mathcal{R}}$ model, the processor implements register renaming and uses instruction template buffers, itbs, to hold the state of partially executed instructions. An instruction is assigned a register renaming tag at the time it is issued and the renaming tag is stored in the register file itself. The issued instruction is enqueued in the instruction template as described by the following P_R -Op-Issue rule:

 P_R -Op-Issue Rule

```
\begin{array}{lll} & \mathsf{Proc}(\mathsf{ia},\ \mathsf{rf},\ \mathsf{itbs},\ \mathsf{prog}) & \mathit{if}\ \mathsf{prog}[\mathsf{ia}] = \ \mathsf{r} := \mathsf{Op}(\mathsf{r}_1,\mathsf{r}_2) \\ \longrightarrow & \mathsf{Proc}(\mathsf{ia} + 1,\ \mathsf{rf}[\mathsf{r} := \mathsf{t}],\ \mathsf{itbs} \oplus \mathsf{ITB}(\mathsf{ia},\ \mathsf{t} := \mathsf{Op}(\mathsf{rf}[\mathsf{r}_1],\mathsf{rf}[\mathsf{r}_2])),\ \mathsf{prog}) \end{array}
```

Notice the definition of processor terms has been extended to include itbs. An instruction template buffer contains an instruction in which each register name has been replaced by either its renaming tag or the corresponding value. Any instruction in itbs can be executed if all of its operands are available (there are some additional restrictions on memory access instructions). A natural consequence of register renaming is that instructions can be executed in a different order from the "program order". itbs is typically maintained as an ordered queue. The queue is represented using the constructor ' \oplus ', which is associative but not commutative. Initially, itbs is empty.

There are a total of 14 rules in the TRS for $\mathcal{P}_{\mathcal{R}}$. These rules correspond to computing the result of an instruction, propagating the result to other instructions in itbs, and committing the result to the register file. The following rule for computing the result of an arithmetic instruction states that an arithmetic operation in itbs can be performed if both operands are available, i.e., tags for both operands have been replaced by values:

```
P_R-Op\ Rule

Proc(pc, rf, itbs_1 \oplus ITB(ia_1, t := Op(v_1, v_2)) \oplus itbs_2, prog)

\longrightarrow Proc(pc, rf, itbs_1 \oplus ITB(ia_1, t := Op(v_1, v_2)) \oplus itbs_2, prog)
```

The effect of applying the above rule is that a tag in itbs is assigned a value. There are several other rules that also assign values to tags. The following two rules propagate the effect of these rules by forwarding the value of the tag to other instruction templates and the register that may contain this tag. The notation $itbs_2[v/t]$ means that all instances of tag t in $itbs_2$ are replaced by value v.

```
P_R	ext{-}Value	ext{-}Forward\ Rule \operatorname{\mathsf{Proc}}(\operatorname{\mathsf{pc}},\ \operatorname{\mathsf{rf}},\ \operatorname{\mathsf{itbs}}_1\oplus\operatorname{\mathsf{ITB}}(\operatorname{\mathsf{ia}}_1,\ \operatorname{\mathsf{t}}:=\operatorname{\mathsf{v}})\oplus\operatorname{\mathsf{itbs}}_2,\ \operatorname{\mathsf{prog}}) if\ \operatorname{\mathsf{t}}\in \longrightarrow \operatorname{\mathsf{Proc}}(\operatorname{\mathsf{pc}},\ \operatorname{\mathsf{rf}},\ \operatorname{\mathsf{itbs}}_1\oplus\operatorname{\mathsf{ITB}}(\operatorname{\mathsf{ia}}_1,\ \operatorname{\mathsf{t}}:=\operatorname{\mathsf{v}})\oplus\operatorname{\mathsf{itbs}}_2[\operatorname{\mathsf{v}}/\operatorname{\mathsf{t}}],\ \operatorname{\mathsf{prog}}) P_R	ext{-}Value	ext{-}Commit\ Rule}
```

The following rule retires a renaming tag and free the associated instruction buffer:

 P_R -Value-Discard Rule

```
Proc(pc, rf, itbs<sub>1</sub> \oplus ITB(ia<sub>1</sub>, t:=-) \oplus itbs<sub>2</sub>, prog) if t \notin rf, itbs<sub>2</sub> \longrightarrow Proc(pc, rf, itbs<sub>1</sub> \oplus itbs<sub>2</sub>, prog)
```

The equivalence between the $\mathcal{P}_{\mathcal{B}}$ and $\mathcal{P}_{\mathcal{R}}$ models can be proven by showing that if an initial term can get into a state using the $\mathcal{P}_{\mathcal{B}}$ rules, then it can also get there using the $\mathcal{P}_{\mathcal{R}}$ rules. However, the more interesting result is that $\mathcal{P}_{\mathcal{B}}$ can simulate the state transitions of $\mathcal{P}_{\mathcal{R}}$ as well. These types of theorems often provide a lot more insight into micro-architectures than the actual implementations.

3 Identifying State Elements from TRS's

In the last section we have shown that TRS is capable of modeling the behavior of hardware mechanisms in a succinct and precise manner. However, not all TRS's can be successfully mapped into a functionally equivalent hardware implementation. In general, emulating an arbitrary TRS can require infinite or dynamically varying number of state elements. Intuitively, the class of TRS's that can be synthesized must resemble a finite state transition system where state elements in the system neither grow nor diminish during execution. Although asynchronous finite state machines more closely resemble TRS's, for the sake of implementation, we will limit our discussion to mapping TRS's into synchronous finite state machines (FSM's).

One approach to identify state elements in a TRS is to construct a dependence graph whose nodes are leaf terms in the syntax tree of the TRS grammar. (In this case, we assume the TRS given for synthesis has a fixed and finite syntax tree.) A directed edge from $node_{t_i}$ to $node_{t_j}$ is added to the graph if there exists a rule S if $p(S) \rightarrow S'$ such that $t_i \in S$ and $t_j \in S$, t_i' and t_j' are corresponding terms for t_i and t_j in S', and either

```
t'_{j} \neq t_{j}, and t_{i} is not a don't care in P, or t_{i} is in the domain to compute t'_{j}
```

If a node is not on any cyclic path in the resulting graph, then its corresponding term is only a combinational value. A valid state extraction can be constructed by selecting a sufficient number of nodes $n_1..n_n$ such that after removing all edges that enter these nodes, the graph is acyclic. If the corresponding terms $t_1..t_n$ are mapped to state elements, than the remaining terms can be combinational functions of $t_1..t_n$. A trivial choice is to select all the terms. An optimal choice would require some balance between minimizing the size of state elements and the combinational delay of the next-state logic. Instead of solving this involved multi-dimensional optimization during compilation, Bluespec_{pH} gives the architect, who has greater insight into the design, the means to identify the state elements explicitly. If the architect fails to identify all state elements, the compiler can then issue a warning and proceed with a naive approach to identify the remaining state elements.

Under Bluespec_{pH}'s typing system (adopted from pH), a state element must be declared as a special mutable type identified by the type constructor keyword MCell. For example:

In the declaration above, Pc is the type for a state element containing an InstAddress. In contrast, InstAddress is simply an integer type. Instantiating a term as Pc type explicitly identifies the term as a state element. Whereas, declaring a term as InstAddress leaves the decision open to the compiler. Besides requiring the special MCell type constructor in its declaration, once declared as a MCell type, a state term can only be referenced using the special operators mStore and mFetch.

An array of registers can be declared as:

```
data RegFile = Regfile (Array Int RegCell)
data RegCell = MCell Int
```

```
1 opSubRule (Sys memory proc prog) =
 2
           let
 3
                    (Proc pc rf)=proc
 4
           in
 5
                    if ((imemload prog (mFetch pc))==
                        RR Sub rd r1 r2) then
 6
 7
                            let
 8
                                    v1 = rflookup rf r1
                                     v2 = rflookup rf r2
 9
10
                                     action1 = mStore pc ((mFetch pc)+1)
                                     action2 = rfupdate rf rd (v1-v2)
11
12
                            in
13
                                     ()
```

Figure 3: The $\mathcal{P}_{\mathcal{B}}$ Op-sub Rule in Bluespec_{pH} Syntax

As declared, $RegFile^2$ is a fixed-size array³ of RegCell's where each RegCell is a state element that holds an integer. Declaration of a dynamically sized structure is not allowed in $Bluespec_{pH}$.

Within Bluespec_{pH}'s type system, hierarchical structures can be defined. For example:

```
data System = System Memory Processor InstMemory
data Processor = Proc Pc RegFile
```

In this example, a structure of type System is composed of Memory, Processor, and InstMemory. A substructure, Processor, is also defined. Analogous to TRS grammars, hierarchical type definitions describe the organization of state elements within a system.

4 Format of a Rule in Bluespec

Given that terms in TRS's map to state elements in FSM's, rewriting rules naturally correspond to state transition logic. Recall a rewriting rule is typically expressed as:

```
S \ if \ p(S) \to S'
```

In order for such a rule to be synthesizable as fixed combinational logic, the terms S and S' must be the same type. This ensures that no Bluespec_{pH} rule can represent an addition or removal of state elements. Bluespec_{pH} syntactically enforces this property by requiring a rule to be expressed as:

```
S \ if \ p(S) \to \delta(S)
```

where $\delta(S)$ can only specify the changes in the values of existing state terms in S. Bluespec_{pH} statements that correspond to p(S) can represent arbitrary combinational logics, but only statements corresponding to $\delta(S)$ can cause updates to mutable MCell terms in S. A Bluespec_{pH} rewrite rule can always be restated in the conventional syntax:

```
S \ if \ p(S) \to \delta(S)(S).
```

 $\mathcal{P}_{\mathcal{B}}$'s $Op\ Rule$ for subtraction is stated in $Bluespec_{pH}$ in Figure 3. The pattern term, S, containing the entire system states is stated on line 1 following the declaration of the rule's name, opSubRule. Lines 2 thru 13 contain a $pH\ let$ block. The Proc structure is deconstructed in line 3 to expose its internal structures for use in the body of the let block (lines 5 thru 13). The let

 $^{^{2}}$ In pH syntax, the first symbol, e.g. RegFile, in the right-hand side of a type definition is a user defined type constructor for that type.

³The symbol Int in the RegFile type definition gives the type of the array index.

block body begins with a predicate at lines 5 and 6 to check whether if the instruction memory location selected by the processor's pc contains a "RR Sub" (i.e., a register-to-register subtraction instruction). The imemload function, used in the predicate, cannot have any side effects. If the predicate is true, the state changes specified in the body of the if statement should be applied. In this example, the state changes include incrementing the the state element pc by 1 (line 10), and updating the destination register with the result of subtracting the contents of two operand registers (line 11). The temporary variables action1 and action2, and the empty parentheses () are place holders to allow Bluespec_{pH} to share Parallel Haskel's parser and type checker.

5 Identifying Mutually Exclusive Rules

The simple $\mathcal{P}_{\mathcal{B}}$ TRS given in Section 2 contains seven rules that appear to be independent. However, the rules are in fact mutually exclusive – at any instance, only one rule's predicate can be true. Except for the two Jz Rules, each rule's predicate tests for a different instruction type at the current program location. Clearly, the current Pc can only point to one instruction, and in the case of Jz, it must either jump or not jump.

Mutual exclusion of this type can help identify combinational logic resource that can be shared. For example, an ALU capable of both addition and subtraction can be shared by the Add and $Sub\ Rules$ since $\mathcal{P}_{\mathcal{B}}$ will never add and subtract simultaneously. In a small TRS, this type of mutual exclusion can certainly be deduced statically. However, such analysis would be prohibitively expensive as TRS's becomes large and convoluted. Thus, Bluespec_{pH} supports a case construct to enable the architect to group and identify mutually exclusive rules of this kind.

The seven individual $\mathcal{P}_{\mathcal{B}}$ TRS rules from Section 2 are restated in Figure 4 as a single case statement. The current instruction word is tested by a case (Line 15) and switches to one of the six branches, each corresponding to an instruction type. For brevity, only the two branches for the $Op\ Rule(Sub)$ (Lines 36 thru 43) and JzRules (Lines 44 thru 59) are shown here. The Jz branch contains both Jz-Jump and Jz- $NoJump\ Rules$. This excerpt is taken directly from the Bluespec_{pH} $\mathcal{P}_{\mathcal{B}}$ description (axpb.hs) in Appendix A.2.

6 Support for Modular Design

A module in Bluespec_{pH} is an abstract data type that can be imported into a top-level description. The description of a module is provided separately from the main description, but it is also stated in the form of a Bluespec_{pH} description. In fact, every Bluespec_{pH} description itself is a module that can be imported by other modules. Interaction with an imported child module is only allowed through a set of well-defined interfaces exported by the child module. The actual structure and operations inside the child module is not visible externally. Under our current synthesis strategy, each Bluespec_{pH} module would be synthesized as an independent FSM. From a hardware design perspective, importing a module into a Bluespec_{pH} description is analogous to incorporating an independently encapsulated slave FSM to run cooperatively with the primary FSM of the parent module. At the design entry stage, the use of modules allows different parts of a design to be developed independently. This modular organization of descriptions also encourages reuse of source codes. At the synthesis level, partitioning a large design into multiple modules has the effect of replacing a single large FSM by multiple smaller cooperating FSM's. This can result in a significant reduction of the combinational state transition logic.

Figure 5 contains the module description of the register file used in $\mathcal{P}_{\mathcal{B}}$ (regfile.hs in Appendix C.3). A module description starts with the declaration of the exported interfaces on line 1.

```
<< excerpt from axpb.hs >>
11 axpbRule (Sys memory proc prog) =
12
       let
13
           (Proc pc rf)=proc
14
       in
15
           case (imemload prog (mFetch pc)) of
36
               RR Sub rd r1 r2 ->
37
                   let.
38
                       v1 = rflookup rf r1
39
                       v2 = rflookup rf r2
40
                       action1 = mStore pc ((mFetch pc)+1)
41
                        action2 = rfupdate rf rd (v1-v2)
42
                   in
43
                        ()
44
               Jz rc rt ->
45
                   let
46
                       vc= rflookup rf rc
47
                        vt= rflookup rf rt
48
                   in
                        case (rflookup rf rc) of
49
50
                            0 ->
51
52
                                    action1 = mStore pc vt
53
                                in
54
                                    ()
                            _ ->
55
56
                                let
                                     action1 = mStore pc ((mFetch pc)+1)
57
58
                                in
59
                                    ()
                         . . . . . . . . . .
```

Figure 4: An Excerpt from the Bluespec $_{pH}$ $\mathcal{P}_{\mathcal{B}}$ Description

```
<< excerpt from regfile.hs >>
 1 module RegFileModule (RegFile, regFile, rflookup, rfupdate) where
 2 import Array
 3 import "isa"
 4 import "mcell"
 5 type RegCell a = MCell a
 6 data RegFile a = RegFile (Array RegName (RegCell a))
    . . . . . . . . . .
10 rflookup :: RegFile a -> RegName -> a
11 rflookup (RegFile rf) r = (mFetch (rf!r))
12 rfupdate :: RegFile a -> RegName -> a -> ()
13 rfupdate (RegFile rf) r v =
14
           let
15
                   dummy=(mStore (rf!r) v)
16
           in
17
                   ()
```

Figure 5: Module Definition of $\mathcal{P}_{\mathcal{B}}$'s Register File

Between the keywords, module and where, the module name is given, followed by a list of items that the module exports. Lines 2 thru 4 are examples of importing child modules into a description. Lines 5 and 6 declares the module's data type, RegFile, as an array indexed by RegName. Each cell of the array is a MCell type and, thus, is a state element.

Each interface description is composed of its type signature and its operational definition. For example, on line 10, the type signature of rflookup is given as receiving a RegFile and a RegName and returning an Int. Line 11 states rflookup should index the register file rf by the register name r, and use mFetch to lookup the value of the selected state element. It should be obvious that invoking the rflookup interface does not imply any side effects on the internal states of RegFile. In contrast, the definition of rfupdate does imply a state change as indicated by the mStore operator on line 15. According to the constraints set in Section 4, this interface cannot be invoked from the predicate portion of a Bluespec_{pH} rule. The signature of rfupdate is given on line 12, followed by the operational definition in lines 13 thru 17. Line 15 states that invoking rfupdate causes the state element, selected by indexing rf with r, to take on the new value, v.

By restricting interactions through a well-defined module interface, one module can be easily substituted by another, as long as the same interface is maintained. This clean abstraction provides a means for instantiate circuit elements from a design library. Certain circuit structures, like memory and arithmetic units, have been investigated extensively and are available as highly-optimized drop-in circuits. An exact description of the circuits' internals is irrelevant to the simulation and verification of the main design. Instead, their functionality can be quickly captured in a functionally equivalent module to serve as a place holder until synthesis. One only needs to show the behavioral equivalence between the place holder module and the actual circuits at the interface boundary.

```
<< excerpt from tag.h >>
   . . . . . . .
2 typedef struct struct_TagValue {
   int _flag:1;
4
    union {
5
      Tag _tag;
6
      Value _value;
7
    } _tag_or_value;
8 } TagValue;
   . . . . . . .
   << excerpt from tagregfile.h >>
2 typedef TagValue TaggedRegFile[NumRegName];
   . . . . . . .
   << excerpt from axpr.h >>
   . . . . . . .
8 TaggedRegFile regFile;
```

Figure 6: Declaration and Instantiation of a Tagged Register File in $\mathcal{P}_{\mathcal{R}}$

7 Bluespec_C: A TRS with the C Language Syntax

Until now, Bluespec's syntax has borrowed from a functional language with TRS semantics itself. However, to support the subset of TRS's that we are interested in synthesizing, it is feasible to implement Bluespec in the syntax of many other popular languages, provided some TRS-specific extensions are made to the languages' original semantics. In this section, we will briefly describe our experience with Bluespec $_C$, a TRS language with the C language syntax.

As an synthesizable architectural description language, Bluespec_C has the same first-order requirements as Bluespec_P_H. Bluespec_C allows explicit identification of state elements in TRS's. In a Bluespec_C description, TRS terms intended to be state elements are declared as global variables under C's syntax. Bluespec_C also makes use of C's type definition facilities to provide the means for organizing and defining hierarchical state structures. To illustrate this, the Bluespec_C code, from Appendix E, for declaring and instantiating the tagged register file used by $\mathcal{P}_{\mathcal{R}}$ is given in Figure 6. A register file of TaggedRegFile type is instantiated on line 8 of axpr.h. Since regFile is declared as a global variable, it is explicitly identified as a state element in the system. The structure of TaggedRegFile is user defined to be an array of TagValue's. TagValue itself is another user-defined structure that can contain a piece of datum of either Tag or Value type.

Like in Bluespec_{pH}, the format of a Bluespec_C rule is also syntactically enforced to be: $S \ if \ p(S) \to \delta(S)$

The Bluespec_{pH} restriction that limits updating of state element to within $\delta(S)$ also applies to Bluespec_C descriptions. Figure 7 contains the equivalent Bluespec_C translation of the Op Rule. (For comparison, the same Op Rule was explained in Section 2 and then translated into Bluespec_{pH} in Section 4.) A rule in Bluespec_C takes on the syntax of a C function. A rule begins with a declaration of the rule's name and its return value type. When a rule is typed to return a non-void

```
1 void opSubRule() {
 2
       Instruction inst = imemload (imemory,pc);
 3
        if ((majorOp(inst)==RR) && (minorOp(inst)==Sub) ) {
 4
             RegName rd, rs, rt;
 5
             rd = RegD(inst);
             rs = RegS(inst);
 6
 7
             rt = RegT(inst);
 8
              rfupdate(regFile, rd,
                       rflookup(regFile, rs) - rflookup(regFile, rt));
 9
             pc = pc+1;
10
        }
11 }
```

Figure 7: The $\mathcal{P}_{\mathcal{B}}$ $Op\text{-}Sub\ Rule$ in $Bluespec_C$ Syntax

```
1 typedef Value RegFile[NumRegName];
2 extern Value rflookup(RegFile, RegName);
3 extern void rfupdate(RegFile, RegName, Value);
```

Figure 8: Bluespec_C Header File (regfile.h) for a Register File Module

value, it implies the rule represents combinational logic and should not modify any state elements. Rules representing a state transition must return a void. The pattern term, S, of a rule is not directly represented in the syntax of the rule itself. Instead, Bluespec_C assumes that all rules have the same pattern, which corresponds to the list of all state terms in the system⁴.

Without pattern matching, the condition for applying a rule is purely decided by the rule's predicate, p. This does not reduce the power of TRS's in Bluespec $_C$ since the conditions described by a pattern match can always be restated as a predicate. The predicate for opSubRule tests whether the current instruction location contains a register-to-register subtraction instruction (lines 2 and 3). When this predicate is true, the state changes specified by $\delta(S)$ (lines 8 and 9) are applied. The state changes of $Op\text{-}Sub\ Rule$ include updating regFile by the result of the subtraction and incrementing pc by 1. The code segment shown in Figure 7 represents the $Op\ Rule$ of $\mathcal{P}_{\mathcal{B}}$ as a single independent rule. As discussed in Section 5, to help identify the mutually exclusive relationships between the rules. the Bluespec $_C$ description of $\mathcal{P}_{\mathcal{B}}$ in Appendix D.4 actually groups all seven $\mathcal{P}_{\mathcal{B}}$ rules into a single case statement.

A Bluespec_C module is composed of a pair of .h and .c files. Figures 8 and 9 contain regfile.h (Appendix D.5) and regfile.c (Appendix C.3), the header and the body of the register file module used by $\mathcal{P}_{\mathcal{B}}$. The .h header file declares interfaces exported by the register file module. The .c file defines the module's content, which includes declaration of state elements, rewrite rules for a module's internal operation, and the rules to support the operations of the interfaces. As discussed in the context of Bluespec_{pH} in Section 6, a Bluespec_C module also enables modular development of a description.

An interesting issue arises when one wishes to execute a Bluespec description as a C program

⁴In the $\mathcal{P}_{\mathcal{B}}$ example, this pattern is made up of imemory, memory, regFile and pc, which are all declared as global variables elsewhere.

```
1 #include <isa.h>
2 #include <regfile.h>

3 Value
4 rflookup(RegFile f, RegName r) {
5   return f[r];
6 }

7 void
8 rfupdate(RegFile f, RegName r, Value v) {
9   f[r] = v;
10 }
```

Figure 9: A Bluespec_C Description (regfile.c) of a Register File Module

to simulate the design. Whereas, when a Bluespec_{pH} description is executed as a pH program, the pH run-time system automatically handles the selection and application of rules because a pH program is inherently a TRS. In Bluespec_C, however, although a rule fits the syntax of a C function, TRS's execution semantics is not inherent to C's execution model. In order to simulate a Bluespec_C description, a top level execution loop needs to be inserted. This execution loop is responsible for repeatedly invoking each "rule" in the system to test its predicate. A rule is applied (i.e. state changes takes place) when its predicate is true at the time of invocation. To model the asynchronous nature of TRS's, the execution loop can randomize the order in which rules are invoked.

8 Concluding Remarks

In this paper, we have presented our results from specifying two microprocessor architecture ($\mathcal{P}_{\mathcal{B}}$ and $\mathcal{P}_{\mathcal{R}}$) in synthesizable TRS's. Two versions of the Bluespec TRS architectural description language were developed and evaluated in this study. The Bluespec_{pH} source files to describe $\mathcal{P}_{\mathcal{B}}$ and $\mathcal{P}_{\mathcal{R}}$ are in Appendices A and B. Appendix C contains the source files for the shared modules used by both $\mathcal{P}_{\mathcal{B}}$ and $\mathcal{P}_{\mathcal{R}}$. Appendices D, E, and F contain the corresponding source files in Bluespec_C.

These examples have illustrated that architectural description using TRS's can be very similar to programming in a standard high-level programming language, whether functional (e.g. pH) or declarative (e.g. C or Java). The important differences between Bluespec and a standard programming language are the introduction of rule constructs and the identification of helpful programming styles that make it possible to efficiently extract a term rewriting system and the corresponding hardware. These language features enable program analysis and compilation algorithms to compile from a very high level abstract description down to hardware.

We have compiled and executed both the Bluespec $_{pH}$ and Bluespec $_C$ source codes as simulators in their respective language environments. We have also compiled (by hand, following a mechanical procedure) the corresponding TRS's into Verilog[6] descriptions at the register-transfer level. The resulting Verilog descriptions have also been compiled successfully into FPGA's by Synopsys Design Compiler[5]. These experiences further reinforces the validity of our approach to architectural description and synthesis.

References

- [1] Arvind and Xiaowei Shen. Specification of memory models and design of provably correct cache coherence protocols. Technical Report CSG-MEMO-398, MIT Lab. for Comp. Sci., June 1997. Work-in-progress: Not for Distribution without Authors' Permission.
- [2] S. P. Harrison and G. L. Steele, Jr. C: A Reference Manual. Prentice Hall, 1995.
- [3] R. S. Nikhil and Arvind. Programming in pH: A parallel programming language. Book in Progress. Draft [V5], September 1997.
- [4] Xiaowei Shen. Processor models. Technical Report CSG-MEMO-400, MIT Lab. for Comp. Sci., July 1997. Work-in-progress: Not for Distribution without Authors' Permission.
- [5] Synopsis, Inc. HDL Compiler for Verilog Reference Manual.
- [6] D. E. Thomas and P. Moorby. *The Verilog Hardware Description Language*. Kluwer Academic Publishers, 1991.

A Bluespec_{pH} Sources for a Simple AX Instruction Set Processor

A.1 AX ISA Definition Module: (isa.hs)

```
2 -- ax ISA data types
 3 --
 4 data Op = Add | Sub deriving (Eq)
 5 execOp :: Op -> Value -> Value -> Value
 6 \operatorname{execOp} \operatorname{op} v1 v2 = 0
 7 -- data Value = ndu Int, Bool, Address, InstAddress
 8 type Value = Int
 9 type Address=Int
10 type InstAddress=Int
11 --
12 -- ax register names
14 data RegName = R0 | R1 | R2 | R3 deriving (Ix,Ord,Eq)
15 type RegD=RegName
                                    -- destination register name
16 type RegC=RegName
                                   -- branch condition register name
17 type RegT=RegName
                                   -- branch target register name
18 type RegA=RegName
                                   -- load and store address
19 type RegV=RegName
                                   -- store value register name
20 type Reg1=RegName
                                   -- 1st argument register name
21 type Reg2=RegName
                                   -- 2st argument register name
22 --
23 -- ax instruction set
24 --
25 data AXInstruction =
                                      Loadc RegD Value
                                  Loadpc RegD
27
                                    RR Op RegD Reg1 Reg2
28
                                    Jz RegC RegT
29
                                    Load RegA RegD
                                    Store RegA RegV
30
```

A.2 $\mathcal{P}_{\mathcal{B}}$ Processor Module: (axpb.hs)

```
1 module AXPB() where
2 import "isa"
3 import "regfile"
4 import "memory"
5 import "imemory"
6 import "mcell"

7 type Pc = MCell InstAddress
8 data Processor = Proc Pc (RegFile Value)
9 type Prog=IMemory
10 data System = Sys Memory Processor Prog
```

```
11 axpbRule (Sys memory proc prog) =
12
           let
13
                    (Proc pc rf)=proc
14
           in
                    case (imemload prog (mFetch pc)) of
15
16
                    Loadc rd v ->
17
                            let
18
                                     action1 = mStore pc ((mFetch pc)+1)
19
                                     action2 = rfupdate rf rd v
20
                            in
                                     ()
21
22
                    Loadpc rd ->
23
                            let
24
                                     action1 = mStore pc ((mFetch pc)+1)
25
                                     action2 = rfupdate rf rd (mFetch pc)
26
                            in
27
                                     ()
28
                    RR Add rd r1 r2 ->
29
                            let
30
                                    v1 = rflookup rf r1
31
                                     v2 = rflookup rf r2
32
                                     action1 = mStore pc ((mFetch pc)+1)
33
                                     action2 = rfupdate rf rd (v1+v2)
34
                            in
                                     ()
35
                    RR Sub rd r1 r2 ->
36
37
                            let
                                    v1 = rflookup rf r1
38
39
                                     v2 = rflookup rf r2
40
                                     action1 = mStore pc ((mFetch pc)+1)
                                     action2 = rfupdate rf rd (v1-v2)
41
42
                            in
                                     ()
43
44
                    Jz rc rt ->
45
                            let
46
                                     vc= rflookup rf rc
47
                                     vt= rflookup rf rt
48
                            in
49
                                     case (rflookup rf rc) of
                                     0 ->
50
51
                                             let
52
                                                      action1 = mStore pc vt
53
                                             in
54
                                                      ()
55
                                     _ ->
56
                                             let
57
                                                      action1 = mStore pc ((mFetch pc)+1)
58
                                             in
59
                                                      ()
60
                    Load ra rd ->
61
                            let
62
                                    va = rflookup rf ra
63
                                     vd = memload memory va
```

64		action1 = rfupdate rf rd vd
65	in	
66		()
67	Store ra rv ->	
68	let	
69		va=rflookup rf ra
70		vv=rflookup rf rv
71		action1 = memstore memory va vv
72	in	
73		()

B Bluespec_{pH} Sources for a Renaming/Reordering AX Processor

B.1 $\mathcal{P}_{\mathcal{R}}$ Processor Module: (axpr.hs)

```
1 module AXPR() where
 2 import "isa"
 3 import "tag"
 4 import "tagregfile"
 5 import "itbs"
 6 import "memory"
 7 import "imemory"
 8 import "mcell"
 9 data PcCell = RealPc InstAddress | StallPc
10 type Pc = MCell PcCell
11 data Processor = Proc Pc TaggedRegFile ITBs
12 type Prog=IMemory
13 data System = Sys Memory Processor Prog
14 -- Ax instruction issue rules
15 issueRule:: System -> ()
16 issueRule (Sys memory (Proc pc rf itbs) prog) =
       if (not (itbsfull itbs)) then
           case (mFetch pc) of
              RealPc ia ->
19
20
                case (imemload prog ia) of
21
                   Loadc rd v ->
22
                           let
                                    t = enqueue itbs (Loadc' rd (Tvalue v)) ia
23
24
25
                                    action1 = markDone itbs t v
26
                                    action2 = trfupdateT rf rd t
27
                                    action3 = mStore pc (RealPc (ia+1))
28
                           in
29
                                    ()
30
                   Loadpc rd ->
                           let
32
                                    t = enqueue itbs (Loadpc' rd (Tvalue ia)) ia
33
34
                                    action1 = markDone itbs t ia
35
                                    action2 = trfupdateT rf rd t
36
                                    action3 = mStore pc (RealPc (ia+1))
37
                           in
38
                                    ()
39
                   RR op rd r1 r2 ->
40
                           let
41
                                    tv1 = trflookup rf r1
42
                                    tv2 = trflookup rf r2
43
                                    t = enqueue itbs (RR' op rd tv1 tv2) ia
44
                                    action1 = trfupdateT rf rd t
45
                                    action2 = mStore pc (RealPc (ia+1))
46
                           in
```

```
()
47
48
                    Jz rc rt ->
49
                            let
50
                                    tvc = trflookup rf rc
                                    tvt = trflookup rf rt
51
                                    t = enqueue itbs (Jz' tvc tvt) ia
52
53
                                    action = mStore pc StallPc
54
                            in
55
                                    ()
                   Load ra rd ->
56
57
                            let
58
                                    tva = trflookup rf ra
59
                                    t = enqueue itbs (Load' tva rd) ia
60
                                    action1 = trfupdateT rf rd t
                                    action2 = mStore pc (RealPc (ia+1))
61
62
                            in
63
                                    ()
64
                    Store ra rv ->
65
                            let
66
                                    tva = trflookup rf ra
67
                                    tvv = trflookup rf rv
68
                                    t = enqueue itbs (Store' tva tvv) ia
69
                                    action = mStore pc (RealPc (ia+1))
70
                            in
71
                                    ()
72
        else
73
           ()
74 axprExecuteRule (Sys memory (Proc pc rf itbs) prog) =
75
       case (instReady itbs) of
           (True, t, ia, (RR'' op v1 v2)) ->
76
77
               let
78
                   action1 = markExec itbs t
79
                   v = exec0p op v1 v2
80
81
                    action2 = markDone itbs t v
82
               in
83
                    ()
84
           (True, t, ia, (Jz'' c tia)) | c==0 ->
85
               let
86
                    action1 = markExec itbs t
87
                   action2 = mStore pc (RealPc tia)
88
89
                    action3 = markDone itbs t 0
90
               in
91
92
           (True, t, ia, (Jz'' c iat)) | not (c==0) ->
93
               let
94
                   action1=markExec itbs t
95
                   action2 = mStore pc (RealPc (ia+1))
96
97
                   action3 = markDone itbs t 0
98
               in
```

```
99
                    ()
100
            (True, t, ia, (Load'' a)) ->
101
                let
102
                    action1 = markExec itbs t
103
                    v = (memload memory a)
104
105
                    action2 = markDone itbs t v
106
                in
107
                    ()
108
            (True, t, ia, (Store'' a v)) ->
109
110
                    action1 = markExec itbs t
111
112
                    action2 = (memstore memory a v)
113
114
                    action3 = markDone itbs t 0
115
                in
116
                    ()
117 axprCommitRule ( Sys memory (Proc pc rf itbs) prog ) =
            case (dequeue itbs) of
118
119
            (True, (Done'' t r v)) ->
120
                    let
                            action = (trfupdateV rf r t v )
121
122
                    in
                             ()
123
124
  Instruction Template Buffer Module: (itbs.hs)
  1 module ITBsModule(ITBs, itbs, itbsfull, enqueue, instReady,
  2
                     markExec, markDone, dequeue,
  3
                     Inst', Loadc', Loadpc', RR', Jz', Load', Store',
  4
                     Inst'', RR'', Jz'', Load'', Store'', Done'',
                     OpCode) where
  5
  6 import Array
  7 import "isa"
 8 import "tag"
 9 import "mcell"
10 import "qmcell"
11 -- ITBs interface data types
12 data Inst' =
                             Loadc' RegD TV
13
                             Loadpc' RegD TV
                             RR' Op RegD TV1 TV2
14
15
                             Jz' TVC TVT
 16
                             Load' TVA RegD
                             Store' TVA TVV
17
18 data Inst'' =
                             RR'' Op Value Value
                             Jz'' Value InstAddress
 19
```

```
20
                             Load'' Address
21
                             Store', Address Value
22
                             Done'' Tag RegD Value
23
                             Nop''
24 data OpCode =
                             LoadcOp
25
                             LoadpcOp
26
                             RROp Op
27
                             Jz0p
28
                             Load0p
29
                             StoreOp
30
                             DoneOp
                    deriving (Eq)
32 data Status = Invalid | Valid | Executing | Done deriving (Eq)
33 data ITBs = ITBs (Array Tag IBuf) IdxY IdxO
34 -- - an array of entries, plus
35 -- - IdxY, IdxO which index the youngest
36 -- and oldest entries
37 data IBuf = IBuf (MCell InstAddress) ICell (MCell Status)
38 data ICell = ICell (MCell OpCode) (MCell RegD) (MCell TV1) (MCell TV2)
39 type Idx = MCell Tag
40 type IdxY = Idx
41 \text{ type } Idx0 = Idx
42 opDecode :: Inst' -> OpCode
43 opDecode inst =
44
           case inst of
45
                    (Loadc' _ _) -> LoadcOp
                    (Loadpc' _ _) -> LoadpcOp
46
                    (RR' op \_ \_ ) -> RROp op
47
                    (Jz' _ _ ) \rightarrow Jz0p
48
                    (Load' _ _) -> LoadOp
(Store' _ _) -> StoreOp
49
51 rdDecode :: Inst' -> RegName
52 rdDecode inst =
53
           case inst of
                    (Loadc' rd _) -> rd
54
55
                    (Loadpc' rd _) -> rd
                    (RR' _ rd _ _) -> rd
56
                    (Load' _ rd ) -> rd
57
58 tv1Decode :: Inst' -> TV
59 tv1Decode inst =
60
           case inst of
                    (Loadc' _ _) -> (Tvalue 0)
61
62
                    (Loadpc' _ tv) -> tv
63
                    (RR' _ _ tv _) -> tv
                    (Jz' tv _) \rightarrow tv
64
65
                    (Load' tv _) -> tv
66
                    (Store' tv _) -> tv
```

```
67 tv2Decode :: Inst' -> TV
68 tv2Decode inst =
           case inst of
70
                    (Loadc' _ _) -> (Tvalue 0)
                    (Loadpc' _ _) -> (Tvalue 0)
71
72
                    (RR' _ _ tv) -> tv
                    (Jz' _ tv) -> tv
73
74
                    (Load' _ _) -> (Tvalue 0)
                    (Store' _ tv) -> tv
75
76 itbs :: ITBs
77 itbs = ITBs (listArray (T0,T3)
78
                         (replicate 4
79
                            (IBuf (mReplace (mCell()) 0)
80
                                   (ICell (mReplace (mCell()) DoneOp)
81
                                           (mReplace (mCell()) R0)
                                           (mReplace (mCell()) (Tvalue 0))
82
                                          (mReplace (mCell()) (Tvalue 0)))
84
                                   (mReplace (mCell()) Invalid))))
              (mReplace (mCell()) T0)
85
              (mReplace (mCell()) T0)
87 itbsfull :: ITBs -> Bool
88 itbsfull itbs =
89
            case itbs of
90
            (ITBs _ idxY idx0) | (nextTag (mFetch idxY)) == (mFetch idx0) -> False
91
            _ -> True
92 enqueue :: ITBs -> Inst' -> InstAddress -> Tag
93 enqueue itbs inst cia =
94
           case itbs of
95 {-
                  (ITBs _ idxY idx0) | (nextTag (mFetch idxY)) == (mFetch idx0) ->
96
                            ERROR "Buffer Overflow"
97
                 (ITBs ibuf idxY idx0) ->
98
                    let
99
                            idxTemp = mFetch idxY
100
                            action1 = mStore idxY (nextTag idxTemp)
                            (IBuf ia icell status )=ibuf!idxTemp
101
102
                            (ICell op rd tv1 tv2)=icell
                            action2 = mStore ia cia
103
104
                            action3 = mStore status Valid
                            action4 = mStore op (opDecode inst)
105
                            action5 = mStore rd (rdDecode inst)
106
                            action6 = mStore tv1 (tv1Decode inst)
107
108
                            action7 = mStore tv2 (tv2Decode inst)
109
                    in
110
                            idxTemp
111 dequeue :: ITBs -> (Bool, Inst'')
112 dequeue itbs =
113
            case itbs of
114
            (ITBs ibuf idxY idx0) | (mFetch idxY) == (mFetch idx0) ->
                    (False, Nop'')
115
```

```
116
            (ITBs ibuf idxY idx0) ->
117
                     let
118
                             (IBuf _ icell status)=ibuf!((mFetch idx0))
                             actionX = mStore status Invalid
119
120
                             (ICell _ rd tv _)=icell
121
                     in
                             if (((mFetch status)) == Done) then
122
123
                                     let
                                              idxTemp=(mFetch idx0)
124
125
                                              action=mStore idx0
126
                                                             (nextTag idxTemp)
127
                                              (Tvalue v)=mFetch tv
128
                                     in
129
                                              (True, (Done'' idxTemp (mFetch rd) v))
130
                             else
                                      (False, Nop'')
131
132
133 enabled :: ICell -> Bool
134 enabled icell =
135
            let
136
                     (ICell _ _ tv1 tv2)= icell
137
138
            in
139
                     case (mFetch tv1, mFetch tv2) of
                             ((Tvalue _),(Tvalue _)) -> True
140
141
                             _ -> False
142
143 encode :: ICell -> Inst''
144 encode (ICell op rd tv1 tv2) =
145
            let
146
                     (Tvalue v1)=mFetch tv1
147
                     (Tvalue v2)=mFetch tv2
148
            in
149
                    case mFetch op of
                                              -> RR'' op v1 v2
150
                             RROp op
151
                                                     -> Load'' v1
                             Load0p
152
                                                   -> Jz'' v1 v2
                             Jz0p
153
                             StoreOp
                                                     -> Store'' v1 v2
154 noYoungerMemOp :: ITBs -> Tag -> Bool
155 noYoungerMemOp itbs t =
156
            let
                     (ITBs ibuf idxY idx0)=itbs
157
158
                     (IBuf _ (ICell op rd tv1 tv2) status)=ibuf!t
159
            in
                     if ((mFetch status) == Invalid) then
160
161
                             True
162
                    else if ( ( (mFetch op) == LoadOp) ||
                                 ( (mFetch op)==StoreOp)
163
                                                            ) &&
164
                               not ( (mFetch status) == Done) ) then
165
                             False
166
                     else
167
                             noYoungerMemOp itbs (prevTag t)
```

```
168 instReady :: ITBs -> (Bool, Tag, InstAddress, Inst'')
169 instReady itbs =
         let
170
            idxS = QMCell T0
171
172
         in
173
            case itbs of
                (ITBs ibuf idxY idx0) | (mFetch idxY) == (mFetch idx0) \rightarrow
174
175
176
                          action = qMStore idxS (mFetch idx0)
177
                     in
178
                          (False, T0, 0, Nop'')
179
                (ITBs ibuf idxY idx0) ->
180
                     let.
181
                             (IBuf ia icell status) = ibuf!((qMFetch idxS))
182
                             (ICell op rd tv1 tv2)=icell
183
                     in
184
                         if ((mFetch status) == Invalid) then
185
                             let
                                 action = qMStore idxS
186
                                                          (mFetch idx0)
187
                             in
                                 (False, T0, 0, Nop'')
188
189
                         else
190
                             let idxTemp = ((qMFetch idxS))
191
                                 action = qMStore idxS
                                                          (nextTag idxTemp)
192
                             in
193
                                 if (((mFetch status)==Done) ||
194
                                      ((mFetch status) == Executing) | |
195
                                     not (enabled icell) ) then
196
                                      (False, T0, 0, Nop'')
197
                                 else
198
                                     if ((mFetch op)==LoadOp) then
199
                                          if (noYoungerMemOp itbs (prevTag idxTemp)) then
200
                                              (True, idxTemp, (mFetch ia), (encode icell))
201
                                          else
                                               (False, T0, 0, Nop'')
202
203
                                     else if ((mFetch op)==StoreOp) then
204
                                          if (noYoungerMemOp itbs (prevTag idxTemp)) then
205
                                              (True, idxTemp, (mFetch ia), (encode icell))
206
                                          else
207
                                               (False, TO, 0, Nop'')
208
                                     else
209
                                          (True, idxTemp, (mFetch ia), (encode icell))
210 forward :: ITBs -> Tag -> Value -> ()
211 forward itbs t v = forwardNext itbs t v T0
212 forwardNext :: ITBs -> Tag -> Value -> Tag -> ()
213 forwardNext itbs t v t' =
         let.
214
215
            action = forwardEach itbs t v t'
216
         in
217
            if (moreTag t') then
218
                    forwardNext itbs t v (nextTag t')
```

```
219
            else
220
                    ()
221 forwardEach :: ITBs -> Tag -> Value -> Tag -> ()
222 forwardEach itbs t v t' =
223
         let
224
                (ITBs ibuf idxY idx0)=itbs
225
                (IBuf ia icell status)=ibuf!t'
226
         in
227
            case icell of
228
                 (ICell _ _ tv0 tv1) |
229
                     ((mFetch tv0)==(Ttag t)) && ((mFetch tv1)==(Ttag t)) ->
230
231
                                 action1=(mStore tv0 (Tvalue v))
232
                                 action2=(mStore tv1 (Tvalue v))
233
                         in
234
235
                 (ICell _ _ tv0 tv1) | ((mFetch tv0)==(Ttag t)) ->
236
                    let
                             action=(mStore tv0 (Tvalue v))
237
238
                    in
239
                 (ICell _ _ tv0 tv1)| ((mFetch tv1)==(Ttag t)) ->
240
241
242
                             action=(mStore tv1 (Tvalue v))
243
                    in
244
                         ()
245 markExec :: ITBs -> Tag -> ()
246 markExec itbs t =
247
            let
                     (ITBs ibuf _ _) = itbs
248
                    (IBuf _ _ status) = ibuf!t
249
250
                    actionX = mStore status
                                              Executing
251
            in
252
                    ()
253
254 markDone :: ITBs -> Tag -> Value -> ()
255 markDone itbs t v =
256
            let
                     (ITBs ibuf _ _) = itbs
257
258
                     (IBuf _ icell status) = ibuf!t
259
                    (ICell _ rd tv1 _) = icell
                    action1 = mStore tv1 (Tvalue v)
260
261
                    action2 = forward itbs t v
262
                    action3 = mStore status Done
263
            in
264
                    ()
```

B.3 Tagged Data Type Definition Module: (tag.hs)

```
1 module TagModule(Tag, TV, Tvalue, Ttag, TVC, TVA, TVT, TVV, TV1, TV2, T0, T1, T2, T3, moreTag, nextTag, prevTag) where
```

```
3 import "isa"
     4 --
     5 -- AXPR-specific internal data types
     6 --
     7 data Tag= T0 | T1 | T2 | T3
              deriving (Ix,Ord,Eq)
    9 data TV = Tvalue Value | Ttag Tag deriving (Eq)
    10 type TVC=TV
                                 -- branch condition tag/value
                                 -- branch target tag/value
    11 type TVT=TV
   12 type TVA=TV
                                 -- branch condition tag/value
                                 -- store value tag/value
   13 type TVV=TV
   14 type TV1=TV
                                 -- 1st argument tag/value
   15 type TV2=TV
                                 -- 2st argument tag/value
   16 moreTag :: Tag->Bool
   17 moreTag t = not (t==T3)
   18 nextTag :: Tag->Tag
   19 nextTag t = t
    20 prevTag :: Tag->Tag
    21 \text{ prevTag t} = t
B.4 Tagged Register File Module: (tagregfile.hs)
     1 module TaggedRegFileModule (TaggedRegFile, taggedRegFile, trflookup,
     2
                                   trfupdateT, trfupdateV) where
     3 import Array
     4 import "isa"
     5 import "mcell"
     6 import "tag"
     7 import "regfile"
     8 type TaggedRegFile = RegFile TV
    9 taggedRegFile :: TaggedRegFile
    10 taggedRegFile = regFile (Tvalue 0)
    11 trflookup :: TaggedRegFile -> RegName -> TV
   12 trflookup rf r = (rflookup rf r)
   13 trfupdateT :: TaggedRegFile -> RegName -> Tag -> ()
   14 trfupdateT rf r t =
   15
               let
   16
                       action=rfupdate rf r (Ttag t)
   17
               in
   18
                       ()
   19 trfupdateV :: TaggedRegFile -> RegName -> Tag -> Value -> ()
    20 trfupdateV rf r t v =
              case (rflookup rf r) of
    21
    22
               (Ttag tlast) | (tlast == t) ->
```

```
23 rfupdate rf r (Tvalue v)
24 _ ->
25 ()
```

C Bluespec_{pH} Sources for Library Modules shared by $\mathcal{P}_{\mathcal{B}}$ and $\mathcal{P}_{\mathcal{R}}$

C.1 Read-only Instruction Memory Module: (imemory.hs)

C.2 Read-Write Memory Module: (memory.hs)

```
1 module Memory (Memory, memory, memload, memstore) where
 2 import Array
 3 import "isa"
 4 import "mcell"
 5 data Memory = Memory (Array Address (MCell Value))
 6 memory :: Memory
 7 memory = Memory (listArray (1,3) [mCell(),mCell(),mCell()])
 8 memload :: Memory -> Address -> Value
 9 memload (Memory mem) a = (mFetch (mem!a))
10 memstore :: Memory -> Address -> Value -> ()
11 memstore (Memory mem) a v =
12
           let
13
                   dummy = (mStore (mem!a) v)
14
           in
15
                   ()
```

C.3 Generic Register File Module: (regfile.hs)

```
1 module RegFileModule (RegFile, regFile, rflookup, rfupdate) where
2 import Array
3 import "isa"
4 import "mcell"
```

```
5 type RegCell a = MCell a
 6 data RegFile a = RegFile (Array RegName (RegCell a))
 7 regFile :: a -> RegFile a
 8 regFile init = RegFile (listArray (R0,R3)
                           (replicate 4 (mReplace (mCell()) init)))
10 rflookup :: RegFile a -> RegName -> a
11 rflookup (RegFile rf) r = (mFetch (rf!r))
12 rfupdate :: RegFile a -> RegName -> a -> ()
13 rfupdate (RegFile rf) r v =
14
          let
15
                   dummy=(mStore (rf!r) v)
16
          in
                   ()
17
```

Bluespec_C Sources for a Simple AX Processor

D.1 \mathcal{AX} ISA Definition Header File: (isa.h)

```
1 typedef enum enum_MajorOp {
     2 Loadc, Loadpc, RR, Jz, Load, Store, NumMajorOp
     3 } MajorOp;
     4 typedef enum enum_MinorOp {
     5 Add, Sub, NumMinorOp
     6 } MinorOp;
     7 typedef int Value;
     8 typedef int Address;
    9 typedef int InstAddress;
    10 typedef enum enum_RegName { RO, R1, R2, R3, NumRegName} RegName;
   11 typedef struct struct_Instruction {
    12 MajorOp _majorOp : 4;
   13 RegName _RegD : 2;
        union {
          struct { int _immediate : 16; } _immediate_instruction;
          struct { RegName _RegS : 2; RegName _RegT : 2; MinorOp _minorOp : 4; } _rr_instruction;
        } _instruction_format;
    18 } Instruction;
   19 #define majorOp(a) ((a)._majorOp)
    20 #define RegD(a) ((a)._RegD)
   21 #define immediate(a) ((a)._instruction_format._immediate_instruction._immediate)
   22 #define RegS(a) ((a)._instruction_format._rr_instruction._RegS)
    23 #define RegT(a) ((a)._instruction_format._rr_instruction._RegT)
   24 #define minorOp(a) ((a)._instruction_format._rr_instruction._minorOp)
   25 #define Reg1 RegS
   26 #define Reg2 RegT
   27 #define RegV RegT
   28 #define RegA RegS
   29 #define RegC RegS
    30 extern Instruction makeInstruction(MajorOp, RegName, RegName, RegName, int, MinorOp);
D.2 \mathcal{AX} ISA Definition Module: (isa.c)
```

1 #include <isa.h>

```
2 Instruction makeInstruction(MajorOp majorop,
3 RegName rd, RegName rs, RegName rt, int immed, MinorOp minorop) {
  Instruction i;
  majorOp(i) = majorop;
  minorOp(i) = minorop;
   RegD(i) = rd;
  RegS(i) = rs;
```

```
RegT(i) = rt;
    10
         if (majorop == Loadc) {
    11
           immediate(i) = immed;
    12
    13
         return(i);
    14 }
D.3 \mathcal{P}_{\mathcal{B}} Processor Header File: (axpb.h)
     1 extern RegFile regFile;
     2 extern Memory memory;
     3 extern Imemory imemory;
D.4 \mathcal{P}_{\mathcal{B}} Processor Module: (axpb.c)
     1 #include <isa.h>
     2 #include <regfile.h>
     3 #include <memory.h>
     4 #include <imemory.h>
     5 #include <main.h>
     6 RegFile regFile;
     7 Memory memory;
     8 Imemory imemory;
     9 Address pc;
    10 void
    11 rules() {
    12
         Instruction i;
         i = imemload(imemory, pc);
         switch (majorOp(i)) {
           case Loadc : {
    15
    16
             RegName rd;
    17
             Value v;
    18
             rd = RegD(i);
    19
             v = immediate(i);
    20
             rfupdate(regFile, rd, v);
    21
             pc = pc+1;
    22
             break;
    23
           };
    24
           case Loadpc : {
    25
             RegName rd;
    26
             rd = RegD(i);
    27
             rfupdate(regFile, rd, pc);
    28
             pc = pc+1;
    29
             break;
    30
           };
    31
           case RR : {
             switch (minorOp(i)) {
    32
                case Add: {
    33
    34
                  RegName rd, rs, rt;
    35
                  rd = RegD(i);
```

```
36
             rs = RegS(i);
37
             rt = RegT(i);
38
             rfupdate(regFile, rd, rflookup(regFile, rs) + rflookup(regFile, rt));
39
             pc = pc+1;
40
             break;
           };
41
42
           case Sub: {
43
             RegName rd, rs, rt;
44
             rd = RegD(i);
45
             rs = RegS(i);
             rt = RegT(i);
46
             rfupdate(regFile, rd, rflookup(regFile, rs) - rflookup(regFile, rt));
47
48
             pc = pc+1;
49
             break;
50
           };
         }
51
52
         break;
53
       }
54
       case Jz: {
55
         RegName rc, rt;
56
         Value vc, vt;
57
         rc = RegC(i);
58
         rt = RegT(i);
59
         vc = rflookup(regFile, rc);
60
         vt = rflookup(regFile, rt);
61
         if (vc == 0) {
62
           pc = vt;
63
         } else {
           pc = pc+1;
64
         }
65
66
         break;
67
       };
68
       case Load : {
69
         RegName rd, ra;
         Value v;
70
71
         rd = RegD(i);
72
         ra = RegA(i);
73
         v = memload(memory, rflookup(regFile, ra));
74
         rfupdate(regFile, rd, v);
75
         pc = pc+1;
76
         break;
77
       };
78
       case Store : {
79
         RegName ra, rv;
80
         ra = RegA(i);
81
         rv = RegV(i);
82
         memstore(memory, rflookup(regFile, ra), rflookup(regFile, rv));
83
         pc = pc+1;
84
         break;
85
       };
86
     };
87 }
```

```
88 void
89 loadImemory() {
90 // dead cycles
91 imemory[0]=makeInstruction(Loadc, R0, R0, R0, 0, 0);
92 imemory[1]=makeInstruction(Loadc, R0, R0, R0, 0, 0);
93 // clear registers
94 imemory[2]=makeInstruction(Loadc, R1, R0, R0, 0, 0);
95 imemory[3]=makeInstruction(Loadc, R2, R0, R0, 0, 0);
96 imemory[4]=makeInstruction(Loadc, R3, R0, R0, 0, 0);
97 // find branch target
98 imemory[5]=makeInstruction(Loadpc, R1, R0, R0, 0, 0);
99 imemory[6]=makeInstruction(Loadc, R3, R0, R0, 7, 0);
100 imemory[7]=makeInstruction(RR, R1, R3, R1, 0, Add);
101 // store branch target to imemory[10]
102 imemory[8]=makeInstruction(Loadc, R3, R0, R0, 10, 0);
103 imemory[9]=makeInstruction(Store, R0, R3, R1, 0, 0);
104 // jump to count to 10 function
105 imemory[10]=makeInstruction(Loadc, R3, R0, R0, 114, 0);
106 imemory [11] = makeInstruction(Jz, R0, R0, R3, 0, 0);
107 // branch back to function call
108 imemory[12]=makeInstruction(Loadc, R3, R0, R0, 10, 0);
109 imemory[13] = makeInstruction(Jz, R0, R0, R3, 0, 0);
110 // clear registers
111 imemory[114]=makeInstruction(RR, R1, R0, R0, 0, Add);
112 imemory[115]=makeInstruction(RR, R2, R0, R0, 0, Add);
113 imemory[116]=makeInstruction(RR, R3, R0, R0, 0, Add);
114 // increment by 1
115 imemory[117] = makeInstruction(Loadc, R3, R0, R0, 1, 0);
116 imemory[118]=makeInstruction(RR, R1, R1, R3, 0, Add);
117 // compare to 10
118 imemory[119]=makeInstruction(Loadc, R3, R0, R0, 10, 0);
119 imemory[120]=makeInstruction(RR, R2, R3, R1, 0, Sub);
120 // if r1==10 then return
121 imemory[121] = makeInstruction(Loadc, R3, R0, R0, 125, 0);
122 imemory [122] = makeInstruction(Jz, R0, R2, R3, 0, 0);
123 // else jump back
124 imemory[123] = makeInstruction(Loadc, R3, R0, R0, 117, 0);
125 imemory[124] = makeInstruction(Jz, R0, R0, R3, 0, 0);
126 // function return
127 imemory[125]=makeInstruction(Loadc, R3, R0, R0, 10, 0);
128 imemory[126]=makeInstruction(Load, R3, R3, R0, 0, 0);
129 imemory[127] = makeInstruction(Jz, R0, R0, R3, 0, 0);
```

```
130 imemory[128]=makeInstruction(RR, R0, R0, R0, 0, Add);
131 imemory[129]=makeInstruction(RR, R0, R0, R0, R0, 0, Add);
132 }

133 main() {
134  loadImemory();
135  while(1) {
136   rules();
137  }
138 }
```

D.5 Generic Register File Header File: (regfile.h)

```
1 typedef Value RegFile[NumRegName];
2 extern Value rflookup(RegFile, RegName);
3 extern void rfupdate(RegFile, RegName, Value);
```

D.6 Generic Register File Module: (regfile.c)

```
1 #include <isa.h>
2 #include <regfile.h>

3 Value
4 rflookup(RegFile f, RegName r) {
5   return f[r];
6 }

7 void
8 rfupdate(RegFile f, RegName r, Value v) {
9   f[r] = v;
10 }
```

E Bluespec_C Sources for a Renaming/Reordering AX Processor

E.1 $\mathcal{P}_{\mathcal{R}}$ Processor Header File: (axpr.h)

```
1 extern TaggedRegFile regFile;
2 extern Memory memory;
3 extern Imemory imemory;
```

E.2 $\mathcal{P}_{\mathcal{R}}$ Processor Module: (axpr.c)

```
1 #include <isa.h>
 2 #include <tag.h>
 3 #include <regfile.h>
 4 #include <memory.h>
 5 #include <imemory.h>
 6 #include <itbs.h>
 7 #include <main.h>
 8 TaggedRegFile regFile;
9 Memory memory;
10 Imemory imemory;
11 Address pc;
12 int stalled;
13 Itbs itbs;
14 void
15 issueRules() {
16 Tag t;
17 Instruction i;
   Template tmp;
19 t = itbsCurrent(itbs);
   if (t != NoTag) {
      if (!stalled) {
22
        i = imemload(imemory, pc);
        switch (majorOp(i)) {
23
          case Loadc : {
25
             RegName rd;
             rd = RegD(i);
27
     setInstAddress(tmp,pc);
28
             templateSetMajorOp(tmp, Loadc);
29
             setValueS(tmp, immediate(i));
    templateSetRegD(tmp,rd);
     enqueue(itbs,tmp);
     trfupdateT(regFile,rd,t);
33
     pc=pc+1;
34
     break;
35 }
36
          case Loadpc : {
37
             RegName rd;
             rd = RegD(i);
38
```

```
39
     setInstAddress(tmp,pc);
40
             templateSetMajorOp(tmp, Loadpc);
41
             setValueS(tmp, pc);
42
     templateSetRegD(tmp,rd);
43
     enqueue(itbs,tmp);
44
     trfupdateT(regFile,rd,t);
45
     pc=pc+1;
46
     break;
47 }
48
           case RR : {
49
     switch (minorOp(i)) {
50
     case Add: {
       RegName rd,rs,rt;
52
       rd = RegD(i);
       rs = RegS(i);
       rt = RegT(i);
54
55
       setInstAddress(tmp,pc);
56
       templateSetMajorOp(tmp, RR);
       templateSetMinorOp(tmp, Add);
57
58
       templateSetRegD(tmp,rd);
59
       setTVS(tmp, trflookup(regFile,rs));
60
       setTVT(tmp, trflookup(regFile,rt));
       enqueue(itbs,tmp);
61
62
       trfupdateT(regFile,rd,t);
63
       pc=pc+1;
64
       break;
65
    case Sub: {
66
67
       RegName rd,rs,rt;
68
       rd = RegD(i);
69
       rs = RegS(i);
       rt = RegT(i);
70
71
       setInstAddress(tmp,pc);
       templateSetMajorOp(tmp, RR);
72
73
       templateSetMinorOp(tmp, Sub);
74
       templateSetRegD(tmp,rd);
75
       setTVS(tmp, trflookup(regFile,rs));
76
       setTVT(tmp, trflookup(regFile,rt));
77
       enqueue(itbs,tmp);
78
       trfupdateT(regFile,rd,t);
79
       pc=pc+1;
80
       break;
81
     }
82
83
     break;
84 }
85 case Jz: {
     RegName rc, rt;
```

```
87
     TagValue tvc, tvt;
     rc = RegC(i);
89
     rt = RegT(i);
 90
     tvc = trflookup(regFile, rc);
     tvt = trflookup(regFile, rt);
91
92
      setInstAddress(tmp,pc);
93
     templateSetMajorOp(tmp, Jz);
94
     setTVS(tmp, tvc);
95
     setTVT(tmp, tvt);
96
     enqueue(itbs,tmp);
97
     pc=pc+1;
98
     stalled=1;
99
     break;
100 }
101 case Load : {
102
     RegName rd, ra;
103
     Value v;
104
     rd = RegD(i);
105
     setInstAddress(tmp,pc);
106
     templateSetMajorOp(tmp, Load);
107
     templateSetRegD(tmp,rd);
108
     setTVS(tmp, trflookup(regFile,ra));
109
     enqueue(itbs,tmp);
110
     trfupdateT(regFile,rd,t);
111
     pc=pc+1;
112
     break;
113 };
114 case Store : {
115
    RegName ra, rv;
116
    ra = RegA(i);
117
     rv = RegV(i);
118
119
     setInstAddress(tmp,pc);
120
     templateSetMajorOp(tmp, Store);
121
     setTVS(tmp, trflookup(regFile,ra));
122
     setTVT(tmp, trflookup(regFile,rv));
123
     enqueue(itbs,tmp);
124
     pc=pc+1;
125
     break;
126 }
127 }
128
        }
129
     }
130 }
131 void
132 executeRules() {
133
    Tag t;
```

```
134
      Instruction i;
135
      DispatchTemplate tmp;
136
      tmp=instReady(itbs);
137
138
      switch (dispatchTemplateMajorOp(tmp)) {
139
      case RR: {
        switch (dispatchTemplateMinorOp(tmp)) {
140
141
        case Add: {
142
          Value v= dispatchTemplateValueS(tmp)+dispatchTemplateValueT(tmp);
          markDone(itbs,dispatchTemplateTag(tmp),v);
143
144
          break;
145
        }
146
        case Sub: {
147
          Value v= dispatchTemplateValueS(tmp)-dispatchTemplateValueT(tmp);
          markDone(itbs,dispatchTemplateTag(tmp),v);
148
149
          break;
        }
150
151
        }
152
        break;
153
154
     case Jz: {
155
156
        if (dispatchTemplateValueS(tmp)) {
157
          pc=dispatchTemplateInstAddress(tmp)+1;
158
          stalled=0;
159
          markDone(itbs,dispatchTemplateTag(tmp),0);
160
        } else {
161
          pc=dispatchTemplateValueT(tmp);
162
          stalled=0;
163
          markDone(itbs,dispatchTemplateTag(tmp),0);
164
        }
165
       break;
166
      case Load: {
167
168
        Value v=memload(memory,dispatchTemplateValueS(tmp));
169
170
        markDone(itbs,dispatchTemplateTag(tmp),v);
171
        break;
172
173
     case Store: {
174
        Address a=dispatchTemplateValueS(tmp);
        Value v=dispatchTemplateValueT(tmp);
175
176
177
        memstore(memory,a,v);
178
        markDone(itbs,dispatchTemplateTag(tmp),0);
179
180
        break;
      }
181
182
      }
183 }
184 void
185 commitRule() {
```

```
186
      CommitTemplate tmp;
187
      tmp=dequeue(itbs);
      if (commitTemplateTag(tmp)!=NoTag) {
188
189
        RegName r;
190
        Tag t;
191
        Value v;
192
        r=commitTemplateReg(tmp);
193
194
        t=commitTemplateTag(tmp);
        v=commitTemplateValue(tmp);
195
        trfupdateV(regFile, r, t, v);
196
197
        remove(itbs,t);
198
199 }
200 void
201 loadImemory() {
202 // dead cycles
203 imemory[0]=makeInstruction(Loadc, RO, RO, RO, O, O);
204 imemory[1]=makeInstruction(Loadc, RO, RO, RO, O, O);
205 // clear registers
206 imemory[2]=makeInstruction(Loadc, R1, R0, R0, 0, 0);
207 imemory[3]=makeInstruction(Loadc, R2, R0, R0, 0, 0);
208 imemory[4]=makeInstruction(Loadc, R3, R0, R0, 0, 0);
209 // find branch target
210 imemory[5]=makeInstruction(Loadpc, R1, R0, R0, 0, 0);
211 imemory[6]=makeInstruction(Loadc, R3, R0, R0, 7, 0);
212 imemory[7]=makeInstruction(RR, R1, R3, R1, 0, Add);
213 // store branch target to imemory[10]
214 imemory [8] = makeInstruction(Loadc, R3, R0, R0, 10, 0);
215 imemory [9] = makeInstruction(Store, RO, R3, R1, O, O);
216 // jump to count to 10 function
217 imemory[10]=makeInstruction(Loadc, R3, R0, R0, 114, 0);
218 imemory[11] = makeInstruction(Jz, R0, R0, R3, 0, 0);
219 // branch back to function call
220 imemory[12]=makeInstruction(Loadc, R3, R0, R0, 10, 0);
221 imemory[13]=makeInstruction(Jz, R0, R0, R3, 0, 0);
222 // clear registers
223 imemory[114]=makeInstruction(RR, R1, R0, R0, 0, Add);
224 imemory[115]=makeInstruction(RR, R2, R0, R0, 0, Add);
225 imemory[116]=makeInstruction(RR, R3, R0, R0, 0, Add);
226 // increment by 1
227 imemory[117]=makeInstruction(Loadc, R3, R0, R0, 1, 0);
228 imemory[118]=makeInstruction(RR, R1, R1, R3, 0, Add);
```

```
229 // compare to 10
230 imemory[119]=makeInstruction(Loadc, R3, R0, R0, 10, 0);
231 imemory[120] = makeInstruction(RR, R2, R3, R1, 0, Sub);
232 // if r1==10 then return
233 imemory[121] = makeInstruction(Loadc, R3, R0, R0, 125, 0);
234 imemory [122] = makeInstruction(Jz, R0, R2, R3, 0, 0);
235 // else jump back
236 imemory[123]=makeInstruction(Loadc, R3, R0, R0, 117, 0);
237 imemory [124] = makeInstruction(Jz, R0, R0, R3, 0, 0);
238 // function return
239 imemory [125] = makeInstruction(Loadc, R3, R0, R0, 10, 0);
240 imemory[126]=makeInstruction(Load, R3, R3, R0, 0, 0);
241 imemory[127] = makeInstruction(Jz, R0, R0, R3, 0, 0);
242 imemory[128]=makeInstruction(RR, RO, RO, RO, O, Add);
243 imemory[129] = makeInstruction(RR, R0, R0, R0, 0, Add);
244 }
245 main() {
246
     int round=0;
247
     loadImemory();
248
     resetRegisters(regFile);
249
     while(1) {
250
     round++;
251
       issueRules();
252
       executeRules();
253
     commitRule();
254
255
       ruleRetire(itbs);
256
     }
257 }
  Instruction Template Buffer Header File: (itbs.h)
  1 typedef enum enum_Status { Invalid, Valid, Executing, Done, NumStatus } Status;
  2 typedef struct struct_CommitTemplate {
     Tag _tag;
     RegName _reg;
     Value _value;
  6 } CommitTemplate;
  7 #define commitTemplateSetTag(d, v) ((d)._tag = (v))
  8 #define commitTemplateSetReg(d, v) ((d)._reg = (v))
  9 #define commitTemplateSetValue(d, v) ((d)._value = (v))
 10 #define commitTemplateTag(d) ((d)._tag)
 11 #define commitTemplateReg(d) ((d)._reg)
```

12 #define commitTemplateValue(d) ((d)._value)

```
13 typedef struct struct_DispatchTemplate {
    Tag _tag;
    InstAddress _instAddress;
15
    MajorOp _majorOp;
16
17
    MinorOp _minorOp;
18
    Value _valueS;
    Value _valueT;
20 } DispatchTemplate;
21 #define dispatchTemplateTag(d) ((d)._tag)
22 #define dispatchTemplateMajorOp(d) ((d)._majorOp)
23 #define dispatchTemplateMinorOp(d) ((d)._minorOp)
24 #define dispatchTemplateInstAddress(d) ((d)._instAddress)
25 #define dispatchTemplateSetTag(d, v) ((d)._tag = (v))
26 #define dispatchTemplateSetMajorOp(d, v) ((d)._majorOp = (v))
27 #define dispatchTemplateSetMinorOp(d, v) ((d)._minorOp = (v))
28 #define dispatchTemplateSetInstAddress(d, v) ((d)._instAddress = (v))
29 #define dispatchTemplateSetValueS(d, v) ((d)._valueS = (v))
30 #define dispatchTemplateSetValueT(d, v) ((d)._valueT = (v))
31 #define dispatchTemplateValueS(d) ((d)._valueS)
32 #define dispatchTemplateValueT(d) ((d)._valueT)
33 typedef struct struct_Template {
   InstAddress _instAddress;
35
    Status _status;
36 MajorOp _majorOp : 4;
37
   RegName _RegD
                    : 2;
38
   TagValue _tagValueS;
    TagValue _tagValueT;
40 MinorOp _minorOp : 4;
41 } Template;
42 #define instAddress(t) ((t)._instAddress)
43 #define status(t) ((t). status)
44 #define setInstAddress(t,v) ((t)._instAddress = (v))
45 #define setStatus(t,v) ((t)._status = (v))
46 #define templateMajorOp(t) ((t)._majorOp)
47 #define templateMinorOp(t) ((t)._minorOp)
48 #define templateRegD(t) ((t)._RegD)
49 #define templateSetMajorOp(t,v) ((t)._majorOp = (v))
50 #define templateSetMinorOp(t,v) ((t)._minorOp = (v))
51 #define templateSetRegD(t,v) ((t)._RegD = (v))
52 #define isTagS(tv) isTag(tv._tagValueS)
53 #define isValueS(tv) isValue(tv._tagValueS)
54 #define setTVS(t, tv) ((t)._tagValueS=tv)
```

```
55 #define setTVT(t, tv) ((t)._tagValueT=tv)
    56 #define setTagS(tv, t) setTag(tv._tagValueS,(t))
    57 #define setValueS(tv, t) setValue(tv._tagValueS,(t))
   58 #define getTagS(tv) getTag(tv._tagValueS)
   59 #define getValueS(tv) getValue(tv._tagValueS)
   60 #define isTagT(tv) isTag(tv._tagValueT)
   61 #define isValueT(tv) isValue(tv._tagValueT)
   62 #define setTagT(tv, t) setTag(tv._tagValueT,(t))
    63 #define setValueT(tv, t) setValue(tv._tagValueT,(t))
    64 #define getTagT(tv) getTag(tv._tagValueT)
    65 #define getValueT(tv) getValue(tv._tagValueT)
    66 typedef struct s_Itbs {
        Template _templates[NumTag];
   68
        Tag _young;
    69
        Tag _old;
   70 } structItbs, Itbs[1];
   71 #define template(ib,index) (((ib)->_templates)[(index)])
   72 #define young(i) ((i)->_young)
   73 #define old(i) ((i)->_old)
   74 #define setYoung(i,v) ((i)->_young = (v))
   75 #define setOld(i,v) ((i)->_old = (v))
   76 #define itbsFull(i) (nextTag(young(i)) == old(i))
   77 #define itbsEmpty(i) (young(i) == old(i))
   78 #define itbsCurrent(i) (itbsFull(i) ? NoTag : young(i))
   79 void forward(Itbs i, Tag t, Value v);
   80 DispatchTemplate instReady(Itbs i);
    81 CommitTemplate dequeue(Itbs i);
E.4 Instruction Template Buffer Module: (itbs.c)
     1 #include <isa.h>
     2 #include <tag.h>
     3 #include <itbs.h>
     4 void
     5 enqueue(Itbs i, Template t) {
       Tag y;
     7
        y = young(i);
        switch (templateMajorOp(t)) {
    9
         case Loadc:
    10
         case Loadpc: {
           status(t) = Done;
    11
```

```
12
         setValueT(t, 0);
13
         break;
14
15
       case Load: {
         setValueT(t, 0);
16
17
       default: {
18
19
         status(t) = Valid;
20
         break;
       }
21
    }
22
23
     young(i) = nextTag(y);
     template(i,y) = t;
25 }
26 CommitTemplate
27 dequeue(Itbs i) {
    CommitTemplate c;
    Template t;
30
    Tag o;
31
    o = old(i);
    t = template(i,o);
33
    if (status(t) == Done) {
34
      commitTemplateSetTag(c, o);
       commitTemplateSetValue(c, getValueS(t));
35
       commitTemplateSetReg(c, templateRegD(t));
36
37
       return c;
     } else {
38
39
       commitTemplateSetTag(c, NoTag);
40
       return c;
41
42 }
43 void
44 remove(Itbs i) {
45
   Tag o;
   o = old(i);
     setStatus(template(i,o), Invalid);
47
48
     setOld(i, nextTag(o));
49 }
50 void
51 ruleRetire(Itbs i) {
    CommitTemplate c;
52
53
    Template t;
54
    Tag o;
    o = old(i);
56
    t = template(i,o);
    if ((!itbsEmpty(i)) && (status(t) == Invalid)) {
58
       remove(i);
59
     }
60 }
```

```
61 DispatchTemplate
62 instReady(Itbs i) {
     Tag t;
64
      DispatchTemplate d;
65
      int found = 0;
66
     for (t = 0; t < NumTag; t++) {</pre>
67
68
       Template tmp;
69
       tmp = template(i,t);
       if ((!found) && (status(tmp) == Valid) && isValueT(tmp) && isValueS(tmp)) {
70
          if (((templateMajorOp(tmp) != Load) && (templateMajorOp(tmp) != Store)) ||
71
72
              (t == old(i))) {
73
            found = 1;
74
            dispatchTemplateSetTag(d, t);
75
            dispatchTemplateSetInstAddress(d, instAddress(tmp));
76
            dispatchTemplateSetMajorOp(d, templateMajorOp(tmp));
77
            dispatchTemplateSetMinorOp(d, templateMinorOp(tmp));
78
            dispatchTemplateSetValueS(d, getValueS(tmp));
79
            dispatchTemplateSetValueT(d, getValueT(tmp));
80
          }
       }
81
82
83
     if (found) {
84
       return d;
85
     } else {
       dispatchTemplateSetTag(d, NoTag);
86
87
       return d;
     }
88
89 }
90 void
91 markExec(Itbs i, Tag t) {
     setStatus(template(i, t), Executing);
93 }
94 void
95 markDone(Itbs i, Tag t, Value v) {
     Template tmp;
97
      tmp = template(i, t);
98
     if ((templateMajorOp(tmp) == Store) ||
99
          (templateMajorOp(tmp) == Jz)) {
100
       setStatus(template(i, t), Invalid);
     } else {
101
       setStatus(template(i, t), Done);
102
103
       setValueS(template(i, t), v);
104
       forward(i, t, v);
105
     }
106 }
107 void
108 forward(Itbs i, Tag t, Value v) {
109
     Tag c;
110
```

```
111
        for (c = 0; c < NumTag; c++) {
   112
           Template tmp;
           tmp = template(i,c);
   113
           if (status(tmp) == Valid) {
   114
             if (isTagS(tmp) && (getTagS(tmp) == t)) {
   115
               setValueS(template(i,c), v);
   116
   117
             }
   118
             if (isTagT(tmp) && (getTagT(tmp) == t)) {
              setValueT(template(i,c), v);
   119
   120
   121
           }
   122
         }
   123 }
\mathbf{E.5}
     Tagged Data Type Definition Header File: (tag.h)
     1 typedef enum enum_Tag { T0, T1, T2, T3, NumTag, NoTag } Tag;
     2 typedef struct struct_TagValue {
       int _flag:1;
        union {
           Tag _tag;
          Value _value;
         } _tag_or_value;
     8 } TagValue;
    9 #define isTag(tv) ((tv)._flag)
   10 #define isValue(tv) (!((tv)._flag))
   11 #define setTag(tv, t) { \
       ((tv)._flag = 1); ((tv)._tag_or_value._tag=(t)); \
   12
   13 }
   14 #define setValue(tv, v) { \
         ((tv)._flag = 0); ((tv)._tag_or_value._value=(v)); \
   16 }
    17 #define getTag(tv) ((tv)._tag_or_value._tag)
   18 #define getValue(tv) ((tv)._tag_or_value._value)
   19 #define moreTag(t) ((t) != (NumTag-1))
    20 #define nextTag(t) (((t)+1)%NumTag)
    21 #define prevTag(t) ((((t)+NumTag)-1)%NumTag)
\mathbf{E.6}
      Tagged Register File Header File: (tagregfile.h)
     1 typedef Value RegFile[NumRegName];
     2 typedef TagValue TaggedRegFile[NumRegName];
     3 extern Value rflookup(RegFile, RegName);
     4 extern void rfupdate(RegFile, RegName, Value);
     5 extern void trfupdateV(TaggedRegFile f, RegName r, Tag t, Value v);
```

6 extern void trfupdateT(TaggedRegFile, RegName, Tag);

E.7 Tagged Register File Module for $\mathcal{P}_{\mathcal{R}}$: (tagregfile.c)

```
1 #include <isa.h>
 2 #include <tag.h>
 3 #include <regfile.h>
 4 Value
 5 rflookup(RegFile f, RegName r) {
 6 return f[r];
 7 }
 8 void
9 rfupdate(RegFile f, RegName r, Value v) {
10 f[r] = v;
11 }
12 TagValue
13 trflookup(TaggedRegFile f, RegName r) {
     return f[r];
15 }
16 void
17 trfupdateV(TaggedRegFile f, RegName r, Tag t, Value v) {
   if (getTag(f[r])==t) {
19
       setValue(f[r],v);
20
21 }
22 void
23 trfupdateT(TaggedRegFile f, RegName r, Tag t) {
    setTag(f[r],t);
24
25 }
26 void resetRegisters(TaggedRegFile f) {
27
   RegName i;
    for(i=0;i<NumRegName;i++) {</pre>
29
      setValue(f[i],0);
    }
30
31 }
```

F Bluespec_C Sources for Library Modules shared by $\mathcal{P}_{\mathcal{B}}$ and $\mathcal{P}_{\mathcal{R}}$

F.1 Read-only Instruction Memory Header File: (imemory.h)

```
1 #define SizeImemory 0x10000
2 typedef Instruction Imemory[SizeImemory];
3 extern Instruction imemload(Imemory, InstAddress);
```

F.2 Read-only Instruction Memory Module: (imemory.c)

```
1 #include <isa.h>
2 #include <imemory.h>
3 Instruction
4 imemload(Imemory m, InstAddress a) {
5   return m[a];
6 }
```

F.3 Read-Write Memory Header File: (memory.h)

```
1 #define SizeMemory 0x10000
2 typedef Value Memory[SizeMemory];
3 extern Value memload(Memory, Address);
4 extern void memstore(Memory, Address, Value);
```

F.4 Read-Write Memory Module: (memory.c)

```
1 #include <isa.h>
2 #include <memory.h>

3 Value
4 memload(Memory m, Address a) {
5   return m[a];
6 }

7 void
8 memstore(Memory m, Address a, Value v) {
9   m[a] = v;
10 }
```

Contents

1	Introduction	1
2	Modeling Hardware with TRS's	2
3	Identifying State Elements from TRS's	5
4	Format of a Rule in Bluespec	6
5	Identifying Mutually Exclusive Rules	7
6	Support for Modular Design	7
7	Bluespec $_C$: A TRS with the C Language Syntax	10
8	Concluding Remarks	12
A	Bluespec _{pH} Sources for a Simple \mathcal{AX} Instruction Set Processor A.1 \mathcal{AX} ISA Definition Module: (isa.hs)	14 14 14
В	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	24
C	Bluespec $_{pH}$ Sources for Library Modules shared by $\mathcal{P}_{\mathcal{B}}$ and $\mathcal{P}_{\mathcal{R}}$ C.1 Read-only Instruction Memory Module: (imemory.hs)	27
D	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	29 30 30 33
E	Bluespec $_C$ Sources for a Renaming/Reordering \mathcal{AX} Processor E.1 $\mathcal{P}_{\mathcal{R}}$ Processor Header File: (axpr.h)	34 34 39 41 44 44
	E.7 Tagged Register File Module for $\mathcal{P}_{\mathcal{R}}$: (tagregfile.c)	45

\mathbf{F}	$\mathbf{Bluespec}_C$ Sources for Library Modules shared by $\mathcal{P}_\mathcal{B}$ and $\mathcal{P}_\mathcal{R}$	46
	F.1 Read-only Instruction Memory Header File: (imemory.h)	. 46
	F.2 Read-only Instruction Memory Module: (imemory.c)	. 46
	F.3 Read-Write Memory Header File: (memory.h)	. 46
	F.4 Read-Write Memory Module: (memory.c)	. 46