
## Library to generate clocks

## **Description**

Clocks are often required in FPGA applications to synchronize actions with the real time or events, or to enable operations. This library includes 6 examples of clock generators:



## The psC code

The code for each component is self-explanatory, here is a description of each clock generator. The sample code is part of the component code and shows how each clock is generated.

Component	Description	Sample code
CSimpleClk	Output is FPGA clock divided by 2	<pre>always() {     oClk = !oClk; }</pre>
CPulseClk	This core generates a clock pulse and an event. It uses a free running modulo 32 counter: loops from 0 to 31. The pulse is generated when Counter = 31 and the event when Counter = 15.	<pre>always() {     Counter++;     oClkPulse = Counter == 31;     if(Counter == 15)     {         oClkEvent :;     } }</pre>

```
always()
CGates
                   This core generates two gate signals.
                   It uses a free running modulo 100
                                                                Counter = (Counter >= 99)
                   counter: loops from 0 to 99. The
                                                                            ?(0):(Counter + 1);
                                                                oGateReset = Counter >= 5
                   oGateReset is one
                                                                              && Counter < 10;
                   if 5 <= Counter < 10 and the
                                                                oGateRun
                                                                            = Counter >= 20
                                                                              && Counter < 80;
                   oGateRun if 20 <= Counter < 80
                                                           timerEnd()
CTimerClk_T
                   This core template generates a clock
                   using the built-in timer. The template
                                                               oClk = !oClk;
                   parameter PERIOD sets the
                                                               startTimer((long)(PERIOD - 1));
                   frequency.
                                                           always()
CSimpleClk_T
                   This core template generates a clock.
                   The template parameter PERIOD sets
                                                               if(Counter == cHalfPeriod - 1)
                   the frequency.
                                                                    Counter =0;
                                                                   oClk = !oClk;
                                                               }
                                                               else
                                                               {
                                                                   Counter++;
                                                            switch(State)
CTwoPhaseClk T
                   This core template generates a two-
                   phase clock. The template parameter
                                                               case 0: oClkPhase0 = 0t;
                   PERIOD sets the frequency. It uses a
                                                                       oClkPhase1 = 0t;
                                                               case 1: oClkPhase0 = 1t;
                   free running Counter (0 to 3), phase 0
                                                                       oClkPhase1 = 0t;
                   is one if Counter = 1 and phase 1 is
                                                               case 2: oClkPhase0 = 0t;
                                                                       oClkPhase1 = 0t:
                   one if Counter = 3
                                                               case 3: oClkPhase0 = 0t;
                                                                       oClkPhase1 = 1t;
```

## Compiling and running the test bench

You can compile and execute the test program, then use the signal viewer to look at the clock signals.

- 1) Start Novakod Studio with a double-click on the main.prj.
- 2) Select the menu  $Run \rightarrow Run \ N \ Steps$  to simulate.
- 3) Double click on Simulation.evo.
- 4) Click on the signal viewer icon.

The various clocks are shown in simulation:

