


Library to generate clocks

Description

Clocks are often required in FPGA applications to synchronize actions with the real time or events, or to enable operations. This library includes 6 examples of clock generators:



The psC code

The code for each component is self-explanatory, here is a description of each clock generator. The sample code is part of the component code and shows how each clock is generated.

| Component | Description | Sample code |
|-------------------|---|--|
| CSimpleClk | Output is FPGA clock divided by 2 | <pre>always() { oClk = !oClk; }</pre> |
| CPulseClk | This core generates a clock pulse and an event. It uses a free running modulo 32 counter: loops from 0 to 31. The pulse is generated when Counter = 31 and the event when Counter = 15. | <pre>always() { Counter++; oClkPulse = Counter == 31; if(Counter == 15) { oClkEvent ;; } }</pre> |

| | | |
|-----------------------|--|--|
| CGates | This core generates two gate signals. It uses a free running modulo 100 counter: loops from 0 to 99. The oGateReset is one if $5 \leq \text{Counter} < 10$ and the oGateRun if $20 \leq \text{Counter} < 80$ | <pre> always() { Counter = (Counter >= 99) ?(0):(Counter + 1); oGateReset = Counter >= 5 && Counter < 10; oGateRun = Counter >= 20 && Counter < 80; } </pre> |
| CTimerClk_T | This core template generates a clock using the built-in timer. The template parameter PERIOD sets the frequency. | <pre> timerEnd() { oClk = !oClk; startTimer((long)(PERIOD - 1)); } </pre> |
| CSimpleClk_T | This core template generates a clock. The template parameter PERIOD sets the frequency. | <pre> always() { if(Counter == cHalfPeriod - 1) { Counter = 0; oClk = !oClk; } else { Counter++; } } </pre> |
| CTwoPhaseClk_T | This core template generates a two-phase clock. The template parameter PERIOD sets the frequency. It uses a free running Counter (0 to 3), phase 0 is one if Counter = 1 and phase 1 is one if Counter = 3 | <pre> switch(State) { case 0: oClkPhase0 = 0t; oClkPhase1 = 0t; case 1: oClkPhase0 = 1t; oClkPhase1 = 0t; case 2: oClkPhase0 = 0t; oClkPhase1 = 0t; case 3: oClkPhase0 = 0t; oClkPhase1 = 1t; } </pre> |

Compiling and running the test bench

You can compile and execute the test program, then use the signal viewer to look at the clock signals.

- 1) Start Novakod Studio with a double-click on the *main.prj*.
- 2) Select the menu *Run→Run N Steps* to simulate.
- 3) Double click on *Simulation.evo*.
- 4) Click on the signal viewer icon.

The various clocks are shown in simulation:

