







DRV8837, DRV8838

ZHCSA67F - JUNE 2012 - REVISED APRIL 2021

# DRV883x 低压 H 桥驱动器

# 1 特性

- H 桥电机驱动器
  - 驱动直流电机或其他负载
  - 低 MOSFET 导通电阻: HS + LS 280mΩ
- 1.8A 最大驱动电流
- 独立的电机和逻辑电源引脚:
  - 电机 VM:0至11V
  - 逻辑 VCC: 1.8 至 7 V
- PWM 或 PH-EN 接口
  - DRV8837: PWM、IN1 和 IN2
  - DRV8838: PH 和 EN
- 低功耗休眠模式,休眠电流最大值仅为 120nA
  - nSLEEP 引脚
- 小型封装尺寸
  - 带有散热焊盘的 8 引脚 WSON 封装
  - 2.0mm × 2.0mm
- 保护特性
  - VCC 欠压闭锁 (UVLO)
  - 过流保护 (OCP)
  - 热关断 (TSD)

# 2应用范围

- 摄像头
- 数字单镜头反光 (DSLR) 镜头
- 消费类产品
- 玩具
- 机器人技术
- 医疗设备

# 3 说明

DRV883x 器件系列为摄像机、消费类产品、玩具和其 他低电压或者电池供电的运动控制类应用提供了一个集 成的电机驱动器解决方案。此器件能够驱动一个直流电 机或其他器件(如螺线管)。输出驱动器模块由配置为 H 桥的 N 沟道功率 MOSFET 组成,用以驱动电机绕 组。一个内部电荷泵被用来生成所需的栅极驱动电压。

#### DRV883x 器件系列能够提供高达

1.8A 的输出电流。它运行在 0 至 11V 之间的电机电源 电压,以及 1.8V 至 7 V 范围内的器件电源电压上。


DRV8837 具有一个 PWM (IN/IN) 输入接口; DRV8838 器件具有一个 PH-EN 输入接口。这两个接 口都与行业标准器件兼容。

还提供了用于过流保护、短路保护、欠压锁定和过热保 护的内部关断功能。

#### 器件信息(1)

器件型号	封装	封装尺寸(标称值)
DRV8837	WSON (8)	2.00mm × 2.00mm
DRV8838	W30N (0)	2.0011111 ^ 2.0011111

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



**DRV883x** 简化图



# **Table of Contents**

1 特性	1	7.1 Overview	10
2 应用范围		7.2 Functional Block Diagram	10
		7.3 Feature Description	12
4 Revision History		7.4 Device Functional Modes	15
5 Pin Configuration and Functions		8 Power Supply Recommendations	18
Pin Functions		8.1 Bulk Capacitance	18
5.1 Dapper Pin Functions		9 Layout	19
6 Specifications		9.1 Layout Guidelines	19
6.1 Absolute Maximum Ratings		9.2 Layout Example	19
6.2 ESD Ratings		9.3 Power Dissipation	19
6.3 Recommended Operating Conditions		10 Device and Documentation Support	20
6.4 Thermal Information		10.1 Documentation Support	20
6.5 Electrical Characteristics		10.2 Related Links	20
6.6 Timing Requirements	8	10.3 Receiving Notification of Documentation Upd	ates20
6.7 Typical Characteristics		10.4 Community Resources	20
7 Detailed Description		10.5 Trademarks	20
•			

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

CI	hanges from Revision E (June 2016) to Revision F (April 2021)	Page
•	更新了整个文档中的表格、图和交叉参考的编号格式	1
•	Added in the Independent Half-Bridge Control section	12
CI	hanges from Revision D (December 2015) to Revision E (June 2016)	Page
•	Changed the threshold type to the input logic voltage parameters in the Electrical Characteristic	ics table7
•	Changed the units for the input logic hysteresis parameter from mV to V in the <i>Electrical Chara</i>	
•	Added the Receiving Notification of Documentation Updates section	
CI	hanges from Revision C (February 2014) to Revision D (December 2015)	Page
•	在说明部分中对每个器件的输入接口进行了说明	1
•	Added CDM and HBM ESD ratings to the ESD Ratings table	6
CI	hanges from Revision B (December 2013) to Revision C (February 2014)	Page
•	添加了 DRV8838 器件信息、规格和时序图	1
•	添加了"器件信息"表	1
•	添加了 PWM 接口图	1
•	Added more information to the Detailed Description and moved information from the Functiona 10	ll Description
•	Added functional block diagram for DRV8838	10
•	Added the Application and Implementation section	16
•	Added Power Supply Recommendations, Layout, Device and Documentation Support, and Me Packaging, and Orderable Information sections	




#### www.ti.com.cn

<b>Changes from Rev</b>	ision A (August 2012) to Revision B (December 2013)	Page
• 更改了"特性"部	邻分	
<ul> <li>Changed Recom</li> </ul>	mended Operating Conditions	6
<ul> <li>Changed Electric</li> </ul>	cal Characteristics section	7
<ul> <li>Changed Timing</li> </ul>	Requirements section	8
•	Supplies and Input Pins section	
_		



# **5 Pin Configuration and Functions**






图 5-1. DSG Package 8-Pin WSON With Thermal Pad DRV8837 Top View

图 5-2. DSG Package 8-Pin WSON With Thermal Pad DRV8838 Top View

#### **Pin Functions**

PIN					
NAME	N	0.	I/O	DESCRIPTION	
		DRV8838			
POWER AN	D GROUND				
GND	4	4	_	Device ground This pin must be connected to ground.	
vcc	8	8	I	Logic power supply Bypass this pin to the GND pin with a 0.1-µF ceramic capacitor rated for VCC.	
VM 1 1		1	I	Motor power supply Bypass this pin to the GND pin with a 0.1-µF ceramic capacitor rated for VM.	
CONTROL	CONTROL				
EN	_	5	I ENABLE input		
IN1	6	_	I	IN1 input See the #7 section for more information.	
IN2	5	_	I	IN2 input See the #7 section for more information.	
PH	_	6	I	PHASE input See the #7 section for more information.	
nSLEEP 7 7 I When		I	Sleep mode input When this pin is in logic low, the device enters low-power sleep mode. The device operates normally when this pin is logic high. Internal pulldown		
OUTPUT					
OUT1	2	2	0	Motor output	
OUT2	3	3	0	Connect these pins to the motor winding.	

# **5.1 Dapper Pin Functions**

	PIN			
NAME	DRV8837 NO.	DRV8838 I/O NO.		DESCRIPTION
GND	4	4	_	Device ground This pin must be connected to ground.
VCC	8	8 I Logic power supply Bypass this pin to the GND pin with a 0.1-μF ceramic capacitor rated for VCC.		



#### www.ti.com.cn

PIN					
NAME	DRV8837 NO.	DRV8838 NO.	I/O	DESCRIPTION	
VM	1	1	ı	Motor power supply Bypass this pin to the GND pin with a 0.1-µF ceramic capacitor rated for VM.	
EN	_	5	I	ENABLE input	
IN1	6	_	ı	N1 input See the #7 section for more information.	
IN2	5	_	ı	N2 input See the #7 section for more information.	
PH	_	6	ı	PHASE input See the #7 section for more information.	
nSLEEP	7	7	I	Sleep mode input When this pin is in logic low, the device enters low-power sleep mode. The device operates normally when this pin is logic high. Internal pulldown	
OUT1	2	2	0	Notor output	
OUT2	3	3	0	Connect these pins to the motor winding.	



# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

over operating ambient temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
Motor power-supply voltage	VM	- 0.3	12	V
Logic power-supply voltage	VCC	- 0.3	7	V
Control pin voltage	IN1, IN2, PH, EN, nSLEEP	- 0.5	7	V
Peak drive current	OUT1, OUT2	Internally	/ limited	Α
Operating virtual junction tempe	rature, T <sub>J</sub>	- 40	150	°C
Storage temperature, T <sub>stg</sub>		- 60	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

over operating ambient temperature range (unless otherwise noted)

			VALUE	UNIT
V	Licotrostatio	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±3000	V
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	<sup>(SD)</sup> discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# **6.3 Recommended Operating Conditions**

over operating ambient temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
VM	Motor power supply voltage	0	11	V
VCC	Logic power supply voltage	1.8	7	V
I <sub>OUT</sub>	Motor peak current	0	1.8	Α
f <sub>PWM</sub>	Externally applied PWM frequency	0	250	kHz
V <sub>LOGIC</sub>	Logic level input voltage	0	5.5	V
T <sub>A</sub>	Operating ambient temperature	- 40	85	°C

<sup>(1)</sup> Power dissipation and thermal limits must be observed.

#### 6.4 Thermal Information

over operating free-air temperature range (unless otherwise noted)

		DRV883x	
	THERMAL METRIC <sup>(1)</sup>	DSG (WSON)	UNIT
		8 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	60.9	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	71.4	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	32.2	°C/W
ψJT	Junction-to-top characterization parameter	1.6	°C/W
ψ ЈВ	Junction-to-board characterization parameter	32.8	°C/W
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	9.8	°C/W

<sup>(1)</sup> For more information about traditional and new thermal limits, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> All voltage values are with respect to network ground pin.

<sup>2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# **6.5 Electrical Characteristics**

T<sub>A</sub> = 25°C, over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER	R SUPPLIES (VM, VCC)					
VM	VM operating voltage		0		11	V
	\/\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	VM = 5 V; VCC = 3 V; No PWM		40	100	μ <b>А</b>
I <sub>VM</sub>	VM operating supply current	VM = 5 V; VCC = 3 V; 50 kHz PWM		0.8	1.5	mA
I <sub>VMQ</sub>	VM sleep mode supply current	VM = 5 V; VCC = 3 V; nSLEEP = 0		30	95	nA
VCC	VCC operating voltage		1.8		7	V
	VCC an aretime a summit assessed	VM = 5 V; VCC = 3 V; No PWM		300	500	μА
l <sub>vcc</sub>	VCC operating supply current	VM = 5 V; VCC = 3 V; 50 kHz PWM		0.7	1.5	mA
I <sub>VCCQ</sub>	VCC sleep mode supply current	VM = 5 V; VCC = 3 V; nSLEEP = 0		5	25	nA
CONTR	ROL INPUTS (IN1 or PH, IN2 or EN, n	SLEEP)				
V <sub>IL</sub>	Input logic-low voltage falling threshold		0.25 × VCC	0.38 × VCC		V
V <sub>IH</sub>	Input logic-high voltage rising threshold			0.46 × VCC	0.5 × VCC	V
V <sub>HYS</sub>	Input logic hysteresis			0.08 × VCC		V
I <sub>IL</sub>	Input logic low current	V <sub>IN</sub> = 0 V	- 5		5	μА
	In the state of the same of	V <sub>IN</sub> = 3.3 V			50	μА
I <sub>IH</sub>	Input logic high current	V <sub>IN</sub> = 3.3 V, DRV8838 nSLEEP pin		60		μА
_				100		kΩ
$R_{PD}$	Pulldown resistance	DRV8838 nSLEEP pin		55		kΩ
MOTOR	R DRIVER OUTPUTS (OUT1, OUT2)					
r <sub>DS(on)</sub>	HS + LS FET on-resistance	VM = 5 V; VCC = 3 V; I <sub>O</sub> = 800 mA; T <sub>J</sub> = 25°C		280	330	mΩ
I <sub>OFF</sub>	Off-state leakage current	V <sub>OUT</sub> = 0 V	- 200		200	nA
PROTE	CTION CIRCUITS					
	VOO and do mark to mark to allow the	VCC falling			1.7	V
$V_{UVLO}$	VCC undervoltage lockout	VCC rising			1.8	
I <sub>OCP</sub>	Overcurrent protection trip level		1.9		3.5	Α
t <sub>DEG</sub>	Overcurrent deglitch time			1		μ <b>S</b>
t <sub>RETRY</sub>	Overcurrent retry time			1		ms
T <sub>TSD</sub>	Thermal shutdown temperature	Die temperature T <sub>J</sub>	150	160	180	°C



# 6.6 Timing Requirements

 $T_{A}$  = 25°C, VM = 5 V, VCC = 3 V, RL = 20  $\,\Omega$ 

NO.				MIN	MAX	UNIT
1	t <sub>1</sub>	Delay time, PHASE high to OUT1 low			160	ns
2	t <sub>2</sub>	Delay time, PHASE high to OUT2 high			200	ns
3	t <sub>3</sub>	Delay time, PHASE low to OUT1 high	─ ─ See 图 6-1.		200	ns
4	t <sub>4</sub>	Delay time, PHASE low to OUT2 low	— See ⊠ 0-1.		160	ns
5	t <sub>5</sub>	Delay time, ENBL high to OUTx high			200	ns
6	t <sub>6</sub>	Delay time, ENBL low to OUTx low			160	ns
7	t <sub>7</sub>	Output enable time			300	ns
8	t <sub>8</sub>	Output disable time			300	ns
9	t <sub>9</sub>	Delay time, INx high to OUTx high	── ── See 图 6-2.		160	ns
10	t <sub>10</sub>	Delay time, INx low to OUTx low	— See ⊠ 0-2.		160	ns
11	t <sub>11</sub>	Output rise time		30	188	ns
12	t <sub>12</sub>	Output fall time		30	188	ns
	t <sub>wake</sub>	Wake time, nSLEEP rising edge to part active			30	μ <b>s</b>




图 6-1. Input and Output Timing for DRV8838





图 6-2. Input and Output Timing for DRV8837



# **6.7 Typical Characteristics**



# 7 Detailed Description

#### 7.1 Overview

The DRV883x family of devices is an H-bridge driver that can drive one dc motor or other devices like solenoids. The outputs are controlled using either a PWM interface (IN1 and IN2) on the DRV8837 device or a PH-EN interface on the DRV8838 device.

A low-power sleep mode is included, which can be enabled using the nSLEEP pin.

These devices greatly reduce the component count of motor driver systems by integrating the necessary driver FETs and FET control circuitry into a single device. In addition, the DRV883x family of devices adds protection features beyond traditional discrete implementations: undervoltage lockout, overcurrent protection, and thermal shutdown.

#### 7.2 Functional Block Diagram




图 7-1. DRV8837 Functional Block Diagram






图 7-2. DRV8838 Functional Block Diagram

### 7.3 Feature Description

#### 7.3.1 Bridge Control

The DRV8837 device is controlled using a PWM input interface, also called an IN-IN interface. Each output is controlled by a corresponding input pin.

表 7-1 shows the logic for the DRV8837 device.

表:	7-1.	DRV	8837	Device	Logic

nSLEEP	IN1	IN2	OUT1	OUT2	FUNCTION (DC MOTOR)
0	Х	Х	Z	Z	Coast
1	0	0	Z	Z	Coast
1	0	1	L	Н	Reverse
1	1	0	Н	L	Forward
1	1	1	L	L	Brake

The DRV8838 device is controlled using a PHASE/ENABLE interface. This interface uses one pin to control the H-bridge current direction, and one pin to enable or disable the H-bridge.

表 7-2 shows the logic for the DRV8838.

表 7-2. DRV8838 Device Logic

nSLEEP	PH	EN	OUT1	OUT2	FUNCTION (DC MOTOR)
0	Х	Х	Z	Z	Coast
1	Х	0	L	L	Brake
1	1	1	L	Н	Reverse
1	0	1	Н	L	Forward

#### 7.3.2 Independent Half-Bridge Control

Independent half-bridge control is possible with the DRV8837 without adopting more discrete components, as shown in † 7.3.2. Two inductive loads (M1 and M2), which could be motors or solenoids, are tied between VM and OUTx, while the corresponding inputs (C1 and C2) are swapped before being fed to INx.




图 7-3. Independent Half-Bridge Control Circuit

The control logic for independent half-bridge drive is shown in  $\frac{1}{8}$  7-3. Columns INx and OUTx show the original logic of the DRV8837. Note that although a swap is included in this implementation, it is still valid that Cx = 1

spins a motor or energizes a solenoid connected at corresponding Mx, while Cx = 0, stops the motor or discharges the solenoid.

	₹ 7-5. macpendent nan-bridge brive Logic											
C1	C2	IN1	IN2	OUT1	OUT2	M1	M2					
0	0	0	0	Z	Z	Off: Braking mode 1	Off: Braking mode 1					
1	0	0	1	L	Н	On: Driving mode	Off: Braking mode 2					
0	1	1	0	Н	L	Off: Braking mode 2	On: Driving mode					
1	1	1	1	L	L	On: Driving mode	On: Driving mode					

表 7-3. Independent Half-Bridge Drive Logic

₹ 7-4 shows the driving mode and the two current decay paths during current regulation when PWM input control is used. The driving mode occurs when the corresponding half-bridge Cx signal is *HIGH*. When the Cx signal is *LOW*, the corresponging half bridge can go into either braking mode 1 or braking mode 2. In braking mode 1, both the high- and low-side MOSFETs of the half-bridge are tri-stated, and the recirculation current flows through the body diode of the high-side MOSFET as well as the motor itself. This braking mode happens when both C1 and C2 are *LOW*. If one of the Cx input is *LOW* and the other HIGH, the half-bridge corresponding to the *LOW* Cx input will go into braking mode 2. In braking mode 2, the low-side FET is *OFF* while its high-side counterpart is *ON*. The recirculation current flows through the high-side MOSFET and the motor.




图 7-4. Normal Driving and Current Decay Modes

When each of the Cx inputs are independently controlled with different PWM frequencies and duty cycle, each half-bridge will go into a combination of braking mode 1 and braking mode 2. 7-5 show a driving and decay example with independent PWM inputs. If the half-bridge spends more time in braking mode 1, the motor average speed will be lower since more power is dissipated through the MOSFET body diode. To reduce the power dissipated during braking mode 1, it is recommended to placed Schottky diodes with forward voltage less than 0.6V across the motors as shown in 7-6. Note that if On/Off control mode (constant HIGH or LOW at inputs) is used, the two braking modes do not interact with each other and hence have no effect on the average speed of the two motors.






图 7-5. Driving and Decay Examples with Independent PWM Inputs




图 7-6. Improved Application Circuit for Better Motor Performance

# 7.3.3 Sleep Mode

If the nSLEEP pin is brought to a logic-low state, the DRV883x family of devices enters a low-power sleep mode. In this state, all unnecessary internal circuitry is powered down.

#### 7.3.4 Power Supplies and Input Pins

The input pins can be driven within the recommended operating conditions with or without the VCC, VM, or both power supplies present. No leakage current path will exist to the supply. Each input pin has a weak pulldown resistor (approximately 100 k  $\Omega$ ) to ground.

The VCC and VM supplies can be applied and removed in any order. When the VCC supply is removed, the device enters a low-power state and draws very little current from the VM supply. The VCC and VM pins can be connected together if the supply voltage is between 1.8 and 7 V.

The VM voltage supply does not have any undervoltage-lockout protection (UVLO) so as long as VCC > 1.8 V; the internal device logic remains active, which means that the VM pin voltage can drop to 0 V. However, the load cannot be sufficiently driven at low VM voltages.

#### 7.3.5 Protection Circuits

The DRV883x family of devices is fully protected against VCC undervoltage, overcurrent, and overtemperature events.

#### 7.3.5.1 VCC Undervoltage Lockout

If at any time the voltage on the VCC pin falls below the undervoltage lockout threshold voltage, all FETs in the H-bridge are disabled. Operation resumes when the VCC pin voltage rises above the UVLO threshold.

#### 7.3.5.2 Overcurrent Protection (OCP)

An analog current-limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than  $t_{DEG}$ , all FETs in the H-bridge are disabled. Operation resumes automatically after  $t_{RETRY}$  has elapsed. Overcurrent conditions are detected on both the high-side and low-side FETs. A short to the VM pin, GND, or from the OUT1 pin to the OUT2 pin results in an overcurrent condition.

#### 7.3.5.3 Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge are disabled. After the die temperature falls to a safe level, operation automatically resumes.

#### 7.3.5.4

表 7-4. Fault Behavior

FAULT	CONDITION	H-BRIDGE	RECOVERY
VCC undervoltage (UVLO)	VCC < 1.7 V	Disabled	VCC > 1.8 V
Overcurrent (OCP)	I <sub>OUT</sub> > 1.9 A (MIN)	Disabled	t <sub>RETRY</sub> elapses
Thermal Shutdown (TSD)	T <sub>J</sub> > 150°C (MIN)	Disabled	T <sub>J</sub> < 150°C

#### 7.4 Device Functional Modes

The DRV883x family of devices is active unless the nSLEEP pin is brought logic low. In sleep mode, the H-bridge FETs are disabled Hi-Z. The DRV883x is brought out of sleep mode automatically if nSLEEP is brought logic high.

The H-bridge outputs are disabled during undervoltage lockout, overcurrent, and overtemperature fault conditions.

表 7-5. Operation Modes

MODE	CONDITION	H-BRIDGE
Operating	nSLEEP pin = 1	Operating
Sleep mode	nSLEEP pin = 0	Disabled
Fault encountered	Any fault condition met	Disabled

# **Application and Implementation**

#### 备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# **8.1 Application Information**

The DRV883x family of devices is device is used to drive one dc motor or other devices like solenoids. The following design procedure can be used to configure the DRV883x family of devices.

#### 8.2 Typical Application




图 8-1. Schematic of DRV883x Application

#### 8.2.1 Design Requirements

表 8-1 lists the required parameters for a typical usage case.

表 8-1. System Design Requirements

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Motor supply voltage	VM	9 V
Logic supply voltage	VCC	3.3 V
Target rms current	I <sub>OUT</sub>	0.8 A

#### 8.2.2 Detailed Design Procedure


#### 8.2.2.1 Motor Voltage

The appropriate motor voltage depends on the ratings of the motor selected and the desired RPM. A higher voltage spins a brushed dc motor faster with the same PWM duty cycle applied to the power FETs. A higher voltage also increases the rate of current change through the inductive motor windings.

#### 8.2.2.2 Low-Power Operation

When entering sleep mode, TI recommends setting all inputs as a logic low to minimize system power.

### 8.2.3 Application Curves



备注

DIR\_V is an indication of the motor direction. It is not a pin of the DRV883x device.

# 8 Power Supply Recommendations

# 8.1 Bulk Capacitance

Having appropriate local bulk capacitance is an important factor in motor-drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- The highest current required by the motor system
- The power-supply capacitance and ability to source current
- The amount of parasitic inductance between the power supply and motor system
- The acceptable voltage ripple
- The type of motor used (brushed dc, brushless dc, stepper)
- · The motor braking method

The inductance between the power supply and motor drive system limits the rate at which current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate size of bulk capacitor.




图 8-1. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply

# 9 Layout

### 9.1 Layout Guidelines

The VM and VCC pins should be bypassed to GND using low-ESR ceramic bypass capacitors with a recommended value of 0.1  $\mu$ F rated for VM and VCC . These capacitors should be placed as close to the VM and VCC pins as possible with a thick trace or ground plane connection to the device GND pin.

#### 9.2 Layout Example




图 9-1. Simplified Layout Example

# 9.3 Power Dissipation

Power dissipation in the DRV883x family of devices is dominated by the power dissipated in the output FET resistance, or  $r_{DS(on)}$ . Use 方程式 1 to estimate the average power dissipation when running a stepper motor.

$$P_{TOT} = r_{DS(on)} \times (I_{OUT(RMS)})^{2}$$
(1)

#### where

- P<sub>TOT</sub> is the total power dissipation
- r<sub>DS(on)</sub> is the resistance of the HS plus LS FETs
- I<sub>OUT(RMS)</sub> is the rms or dc output current being supplied to the load

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

#### 备注

The value of  $r_{DS(on)}$  increases with temperature, so as the device heats, the power dissipation increases.

The DRV883x family of devices has thermal shutdown protection. If the die temperature exceeds approximately 150°C, the device is disabled until the temperature drops to a safe level.

Any tendency of the device to enter thermal shutdown is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

# 10 Device and Documentation Support

# **10.1 Documentation Support**

#### 10.1.1 Related Documentation

For related documentation see the following:

- · Calculating Motor Driver Power Dissipation
- DRV8837EVM User's Guide
- DRV8838EVM User's Guide
- Independent Half-Bridge Drive with DRV8837
- Understanding Motor Driver Current Ratings

#### 10.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

表 10-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
DRV8837	Click here	Click here	Click here	Click here	Click here
DRV8838	Click here	Click here	Click here	Click here	Click here

### 10.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **10.4 Community Resources**

#### 10.5 Trademarks

所有商标均为其各自所有者的财产。

### Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

# 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com/legal/termsofsale.html) 或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司 www.ti.com 11-Aug-2022

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DD1/0007D00D	4.070.75	11/2011				5 110 0 0	(6)				
DRV8837DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	837	Samples
DRV8837DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	837	Samples
DRV8838DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	838	Samples
DRV8838DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	838	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

www.ti.com 11-Aug-2022

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 19-May-2023

### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8837DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
DRV8837DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
DRV8838DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
DRV8838DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2



www.ti.com 19-May-2023



#### \*All dimensions are nominal

The difference and from the								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
DRV8837DSGR	WSON	DSG	8	3000	210.0	185.0	35.0	
DRV8837DSGT	WSON	DSG	8	250	182.0	182.0	20.0	
DRV8838DSGR	WSON	DSG	8	3000	182.0	182.0	20.0	
DRV8838DSGT	WSON	DSG	8	250	182.0	182.0	20.0	

2 x 2, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司