



# Topic 2. Pipelined CPU supporting exception & interrupt

浙江大学计算机学院

2024年9月

### **Outline**



- Experiment Purpose
- Experiment Task
- Basic Principle
- Operating Procedures
- Precaution
- Checkpoints



### **Experiment Purpose**



- Understand the principle of CPU exception & interrupt and its processing procedure.
- Master the design methods of pipelined CPU supporting exception & interrupt.
- Master methods of program verification of Pipelined CPU supporting exception & interrupt.



### **Experiment Task**




- Design of Pipelined CPU supporting exception & interrupt.
  - Design Exception Unit
  - Design datapath
  - Design Co-processor & Controller

Verify the Pipelined CPU with program and observe the execution of program





### Pipelined CPU supporting exception & interrupt








Trap: the transfer of control to a trap handler caused by either an exception or an interrupt

- Exception: an unusual condition occurring at run time associated with an instruction in the current RISC-V hart
- Interrupt: an external asynchronous event that may cause a RISC-V hart to experience an unexpected transfer of control





# RISC-V Privilege Levels



Level	Encoding	Name	Abbreviation
0	00	User/Application	U
1	01	Supervisor	S
2	10	Hypervisor	Н
3	11	Machine	M


Supported Modes	Intended Usage
M	Simple embedded systems
M, U	Secure embedded systems
M, S, U	Systems running Unix-like operating systems



### Trap











### Trap







### Control Status Registers (CSR)



CSF	Addr	ess	Hex	Use and Accessibility
[11:10]	[9:8]	[7:4]	0000	
		1000 - 1000 1000 - 1000	User C	SRs
00	00	XXXX	0x000-0x0FF	Standard read/write
01	00	XXXX	0x400-0x4FF	Standard read/write
10	00	XXXX	0x800-0x8FF	Custom read/write
11	00	OXXX	0xC00-0xC7F	Standard read-only
11	00	10XX	0xC80-0xCBF	Standard read-only
11	00	11XX	0xCCO-0xCFF	Custom read-only
		) is 10.	Superviso	
00	01	XXXX	0x100-0x1FF	Standard read/write
01	01	OXXX	0x500-0x57F	Standard read/write
01	01	10XX	0x580-0x5BF	Standard read/write
01	01	11XX	0x5C0-0x5FF	Custom read/write
10	01	OXXX	0x900-0x97F	Standard read/write
10	01	10XX	0x980-0x9BF	Standard read/write
10	01	11XX	0x9C0-0x9FF	Custom read/write
11	01	OXXX	0xD00-0xD7F	Standard read-only
11	01	10XX	0xD80-0xDBF	Standard read-only
11	01	11XX	0xDC0-0xDFF	Custom read-only
			Hyperviso	
00	10	XXXX	0x200-0x2FF	Standard read/write
01	10	OXXX	0x600-0x67F	Standard read/write
01	10	10XX	0x680-0x6BF	Standard read/write
01	10	11XX	0x6C0-0x6FF	Custom read/write
10	10	oxxx	0xA00-0xA7F	Standard read/write
10	10	10XX	0xA80-0xABF	Standard read/write
10	10	11XX	OxACO-OxAFF	Custom read/write
11	10	OXXX	0xE00-0xE7F	Standard read-only
11	10	10XX	0xE80-0xEBF	Standard read-only
11	10	11XX	0xECO-0xEFF	Custom read-only
			Machine	
00	11	xxxx	0x300-0x3FF	Standard read/write
01	11	OXXX	0x700-0x77F	Standard read/write
01	11	100X	0x780-0x79F	Standard read/write
01	11	1010	0x7A0-0x7AF	Standard read/write debug CSR
01	11	1011	0x7B0-0x7BF	Debug-mode-only CSRs
01	11	11XX	0x7C0-0x7FF	Custom read/write
10	11	OXXX	0xB00-0xB7F	Standard read/write
10	11	10XX	0xB80-0xBBF	Standard read/write
10	11	11XX	0xBC0-0xBFF	Custom read/write
11	11	OXXX	0xF00-0xF7F	Standard read-only
11	11	10XX	0xF80-0xFBF	Standard read-only
11	11	11XX	0xFC0-0xFFF	Custom read-only







Number	Privilege	Name	Description
		Mach	ine Information Registers
0xF11	MRO	mvendorid	Vendor ID.
0xF12	MRO	marchid	Architecture ID.
0xF13	MRO	mimpid	Implementation ID.
0xF14	MRO	mhartid	Hardware thread ID.
		1	Machine Trap Setup
0x300	MRW	mstatus	Machine status register.
0x301	MRW	misa	ISA and extensions
0x302	MRW	medeleg	Machine exception delegation register.
0x303	MRW	mideleg	Machine interrupt delegation register.
0x304	MRW	mie	Machine interrupt-enable register.
0x305	MRW	mtvec	Machine trap-handler base address.
0x306	MRW	mcounteren	Machine counter enable.
		M	achine Trap Handling
0x340	MRW	mscratch	Scratch register for machine trap handlers.
0x341	MRW	mepc	Machine exception program counter.
0x342	MRW	mcause	Machine trap cause.
0x343	MRW	mtval	Machine bad address or instruction.
0x344	MRW	mip	Machine interrupt pending.



### Control Status Registers (CSR)



Number	Abbr	Name	Description
0x300	mstatus	Machine Status Register	处理器状态,mstatus的MIE域和MPIE域 用于反映全局中断使能
0x304	mie	Machine Interrupt Enable Registers	用于控制不同类型中断的局部中断使能
0x305	mtvec	Machine Trap-Vector Base-Address Register	定义进入异常的程序PC地址
0x341	mepc	Machine Exception Program Counter	用于保存异常的返回地址
0x342	mcause	Machine Cause Register	反映进入异常的原因
0x343	mtval	Machine Trap Value Register	反映进入异常的信息
0x344	mip	Machine Interrupt Pending Registers	反映不同类型中断的等待状态







	31 30	)							23	22	21	20	19	18	17	
5	SD			V	VPR	I				TSR	TW	TVM	MXR	SUM	MPR	V
	1				8					1	1	1	1	1	1	
	16 15	14 13	12	11	10	9	8	7	(	3	5	4	3	2	1	0
1	XS[1:0]	ES[1:0]	MPI	2[1:0]	WE	RI	SPP	MPIE	WI	PRI	SPIE	UPIE	MIE	WPRI	SIE	UIE
4	AD[1.0]	I D[I.U]	TATE T	[1.0]	** 1		- L	**** ***		***		O. P. P. P.	****	*** * ***	100.00	~







	31 30						23	22	21	20	19	18	17	
	SD		V	VPRI				TSR	TW	TVM	MXR	SUM	MPR	V
_	1			8				1	1	1	1	1	1	
	16 15	14 13	12 11	10 9	8	7	6		5	4	3	2	1	0
	XS[1:0]	FS[1:0]	MPP[1:0]	WPRI	SPP	MPIE	WP	RI S	SPIE	UPIE	MIE	WPRI	SIE	UIE
	2	2	2	2	1	1	1		1	1	1	1	1	1
$\Box$	XS[1:0] 2	FS[1:0]	MPP[1:0]	WPRI 2	SPP 1	MPIE 1	WP 1	RI S	SPIE 1	UPIE 1	MIE 1	WPRI 1	SIE 1	UIE 1

mstatus.xPIE: Previous Interrupt Enable in x mode







31 30						23	22	21	20	19	18	17	
SD		V	VPRI				TSR	TW	TVM	MXR	SUM	MPRV	V
1			8				1	1	1	1	1	1	
16 15	14 13	12 11	10 9	8	7	6		5	4	3	2	1	0
XS[1:0] I	FS[1:0]	MPP[1:0]	WPRI	SPP	MPIE	WP	RI	SPIE	UPIE	MIE	WPRI	SIE	UIE
2	2	2	2	1	1	1		1	1	1	1	1	1
	14 13 FS[1:0] 2				7 MPIE 1	6 WP	RI	SPIE	UPIE 1	MIE 1	$\frac{\mathbf{w}^2}{1}$	SIE 1	UIE 1

mstatus.xPIE: Previous Interrupt Enable in x mode

mstatus.xPP: Previous Priviledge mode up to x mode








mstatus.xPIE: Previous Interrupt Enable in x mode

mstatus.xPP: Previous Priviledge mode up to x mode



enter trap: mstatus.MPP = priviledge; mstatus.MPIE = mstatus.MIE; mstatus.MIE = 0;

exit trap: mstatus.MIE = mstatus.MPIE; mstatus.MPIE = 1; priv = mstatus.MPP;







MXLEN-1 MXLEN-2

0

WIZEDET, I	WITELITY 2
Interrupt	Exception Code (WLRL)
1	MXLEN-1

Interrupt	Exception Code	Description
1	0	Reserved
1	1	Supervisor software interrupt
1	2	Reserved
1	3	Machine software interrupt
1	4	Reserved
1	5	Supervisor timer interrupt
1	6	Reserved
1	7	Machine timer interrupt
1	8	Reserved
1	9	Supervisor external interrupt
1	10	Reserved
1	11	Machine external interrupt
1	12-15	Reserved
1	≥16	Designated for platform use
0	0	Instruction address misaligned
0	1	Instruction access fault
0	2	Illegal instruction

0	3	Breakpoint
0	4	Load address misaligned
0	5	Load access fault
0	6	Store/AMO address misaligned
0	7	Store/AMO access fault
0	8	Environment call from U-mode
0	9	Environment call from S-mode
0	10	Reserved
0	11	Environment call from M-mode
0	12	Instruction page fault
0	13	Load page fault
0	14	Reserved
0	15	Store/AMO page fault
0	16-23	Reserved
0	24-31	Designated for custom use
0	32–47	Reserved
0	48-63	Designated for custom use
0	≥64	Reserved

# CSR: mtvec (Machine Trap-Vector Base-Address)




MXLEN-1	2 1	0
BASE[MXLEN-1:2] (WARL)	MODE	(WARL)
MXLEN-2		2

```
Mode = Direct:
PC ← BASE
```



### CSR: mepc (Machine Exception Program Counter)



Exception: mepc ← Current PC

Interrupt: mepc ← Next PC

Ret:  $PC \leftarrow mepc$ 

ecall ? → software set to Next PC



### **CSR** Instructions



31	25 24	20 19	15 14	12 11	76 (	0_
	csr	rsl	00	1 rd	1110011	I csrrw
	csr	rsi	01	0 rd	1110011	I csrrs
	csr	rsl	01	1 rd	1110011	I csrrc
	csr	zim	m 10	1 rd	1110011	I csrrwi
	csr	zim	m 11	0 rd	1110011	I essrrsi
	csr	zim	m 11	1 rd	1110011	I esrrei



### **CSR** Instructions



inst.		
csrrw rd, csr, rs1	$t \leftarrow CSRs[csr], CSRs[csr] \leftarrow x[rs1], x[rd] \leftarrow t$	读取一个 CSRs[csr] 的值到rd, 然后把rs1写入该 CSR
csrrs rd, csr, rs1	$t \leftarrow CSRs[csr], CSRs[csr] \leftarrow t x[rs1], x[rd] \leftarrow t$	读取一个 CSR 的值到rd,然后 把该 CSR 中rs1指定的 bit 置 1
csrrc rd, csr, rs1	$t \leftarrow CSRs[csr], CSRs[csr] \leftarrow t\&^x[rs1], x[rd] \leftarrow t$	读取一个 CSR 的值到rd,然后 把该 CSR 中rs1指定的 bit 置 0
csrrwi rd, csr, zimm[4:0]	$x[rd] \leftarrow CSRs[csr], CSRs[csr] \leftarrow zimm$	
csrrsi rd, csr, zimm[4:0]	$x[rd] \leftarrow CSRs[csr], CSRs[csr] \leftarrow t zimm$	
csrrci rd, csr, zimm[4:0]	$x[rd] \leftarrow CSRs[csr], CSRs[csr] \leftarrow t\&^{\sim}zimm$	





## Machine-Mode Privileged Instructions

### **Environment Call and Breakpoint**

31	20 19	15 14 12	11	7 6	0
funct12	rs1	funct3	rd	opcode	
12	5	3	5	7	
ECALL	0	PRIV	0	SYSTEM	
EBREAK	0	PRIV	0	SYSTEM	

### **Trap-Return Instructions**

31	20 19	15 14 12	11	7 6
funct12	rsl	funct3	rd	opcode
12	5	3	5	7
MRET/SRET/URI	ET 0	PRIV	0	SYSTEM







- Stop the execution of the current program
- Start from the PC address defined by the CSR mtvec.
- Update the CSR registers: mcause, mepc, and mstatus
  - mstatus (mstatus[7]=mstatus[3], mstatus[3]= 0)
  - mepc (interrupt: Next PC, exception: Cur PC)
  - mcause (interrupt? ecall ? illegal inst? load fault? store fault?)







NO.	Instruction	Addr.	Label	ASM	Comment
30	34102cf3	78	trap:	csrr x25, 0x341	# mepc
31	34202df3	7C		csrr x27, 0x342	# mcause
32	30002e73	80		csrr x28, 0x300	# mstatus
33	30402ef3	84		csrr x29, 0x304	# mie
34	34402f73	88		csrr x30, 0x344	# mip
35	004c8113	8C		addi x2, x25, 4	
36	34111073	90		csrw 0x341, x2	
37	30200073	94		mret	# 30200073 mret







- Stop the execution of the current program
- Start from the PC address defined by the CSR mepc.
- Update the CSR mstatus.
  - mstatus (mstatus[3] = mstatus[7], mstatus[7] = 1)







### Precise Exceptions:

- All instructions before the faulting instruction complete.
- Instructions following the faulting instruction, including the faulting instruction, do not change the state of the machine.


stage	Exception & Interrupt
IF	Memory Fault (Illegal Memory Address)
ID	Illegal Instruction
EX	Arithmetic Exception
MEM	Memory Fault (Illegal Memory Address)
WB	

	1	2	3	4
Inst 1	IF	ID	EX	MEM
Inst 2		IF	ID	EX





### Pipelined CPU supporting exception & interrupt





```
module ExceptionUnit(
   input clk, rst,

input csr_rw_in,
  input[1:0] csr_wsc_mode_in,
  input csr_w_imm_mux,
  input[11:0] csr_rw_addr_in,
  input[31:0] csr_w_data_reg,
  input[4:0] csr_w_data_imm,
  output[31:0] csr_r_data_out,
```

```
input interrupt,
input illegal_inst,
input l_access_fault,
input s_access_fault,
input ecall_m,
```

```
input mret,
```

```
input[31:0] epc_cur,
input[31:0] epc_next,

output[31:0] PC_redirect,
output redirect_mux,

output reg_FD_flush, reg_DE_flush, reg_EM_flush, reg_MW_flush,
output RegWrite_cancel
```







```
ExceptionUnit exp_unit(.clk(debug_clk),.rst(rst),.csr_rw_in(csr_rw_MEM),.csr_wsc_mode_in(inst_MEM[13:12]),
   .csr_w_imm_mux(csr_w_imm_mux_MEM),.csr_rw_addr_in(inst_MEM[31:20]),
   .csr w data reg(rs1_data_MEM),.csr w data_imm(rs1_MEM),
                                                                                          csr operations
   .csr_r_data_out(CSRout_MEM),
    .interrupt(interrupter),
    .illegal_inst(~isFlushed_WB & exp_vector_WB[3]),
   .ecall m(~isFlushed WB & exp vector WB[2]),
    .l_access_fault(~isFlushed_WB & exp_vector_WB[1]),
                                                                                   exception & interrupt
   .s_access_fault(~isFlushed_WB & exp_vector_WB[0]),
   .mret(mret MEM).
    .epc cur(PC WB),
    .epc_next(~isFlushed_MEM ? PC_MEM : ~isFlushed_EXE ? PC_EXE :
    ~isFlushed_ID ? PC_ID : PC_IF),
    . PC_redirect(PC_redirect_exp), . redirect_mux(redirect_mux_exp),
    .reg_FD_flush(reg_FD_flush_exp),.reg_DE_flush(reg_DE_flush_exp),
    .reg_EM_flush(reg_EM_flush_exp),.reg_MW_flush(reg_MW_flush_exp),
    . RegWrite cancel (RegWrite cancel exp));
```








```
module CSRRegs(
    input clk, rst,
    input[11:0] raddr, waddr,
    input[31:0] wdata,
    input csr_w,
    input[1:0] csr_wsc_mode,
    output[31:0] rdata,
    output[31:0] mstatus
);
```

one read port / write port

write/set/clear





#### 1. STATE\_IDLE $\rightarrow$ (exception or interruption) STATE\_MEPC


- write mstatus
- flush all the pipeline registers
- record epc and cause
- if exception (not interrupt), cancal regwrite

### 2. STATE\_MEPC $\rightarrow$ STATE\_MCAUSE

- write epc to mepc
- read mtvec
- flush pipeline register (FD)
- set redirect pc mux (next cycle pc → mtvec)

#### 3. STATE\_MCAUSE $\rightarrow$ STATE\_IDLE

write cause to mcause



#### 4. STATE\_IDLE → (mret) STATE\_IDLE

- write mstatus
- read mepc
- set redirect pc mux (next cycle pc → mepc)
- flush pipeline registers (EM, DE, FD)

### 5. STATE\_IDLE $\rightarrow$ (csr insts) STATE\_IDLE

csr operations

6. STATE\_IDLE → (other) STATE\_IDLE








```
module top_module(
    input clk,
    input reset,
    input in,
    output out);

parameter A=0, B=1;
    reg state, next_state;
```

```
always @(*) begin
// This is a combinational always block
    // State transition logic
    case(state)
        A: begin
            if(in) next_state = A;
            else next state = B;
        end
        B: begin
            if(in) next_state = B;
            else next state = A:
        end
        default:
            next state = B:
    endcase
end
```

```
always @(posedge clk) begin
// This is a sequential always block
// State flip-flops
        if(reset) state <= B;
        else state <= next_state;
    end

// Output logic
// assign out = (state == ...);
assign out = ((state == A) & 0)
        | ((state == B) & 1);
endmodule</pre>
```





```
\begin{split} \text{CSRRegs } & \operatorname{csr}(.\operatorname{clk}(\operatorname{clk}),.\operatorname{rst}(\operatorname{rst}),.\operatorname{csr\_w}(\operatorname{csr\_w}),.\operatorname{raddr}(\operatorname{csr\_raddr}), \\ & .\operatorname{waddr}(\operatorname{csr\_waddr}),.\operatorname{wdata}(\operatorname{csr\_wdata}),.\operatorname{rdata}(\operatorname{csr\_r\_data\_out}), \\ & .\operatorname{mstatus}(\operatorname{mstatus}),.\operatorname{csr\_wsc\_mode}(\operatorname{csr\_wsc})) \,; \end{split}
```

```
localparam STATE_IDLE = 2'b00;
localparam STATE_MEPC = 2'b01;
localparam STATE_MCAUSE = 2'b10;
reg[1:0] cur_state, next_state;
```

```
always @(posedge clk) begin
    cur_state <= next_state;
end</pre>
```

```
always @* begin
    case(cur state)
        STATE_IDLE: begin
            if (trap_in) begin
                 csr ...
                next_state = ...
            end
            else if (mret) begin
                csr ...
                next_state = ...
            end
            else if (csr_rw_in) begin
                csr ...
                next_state = ...
            end
            else begin
                csr_w = 0;
                next_state = STATE_IDLE;
            end
```

end

```
STATE_MEPC: begin
                 csr ...
                 next_state = ...
        end
        STATE_MCAUSE: begin
                 csr ...
                 next_state = ...
        end
    endcase
end
```





```
assign PC_redirect = csr_r_data_out;
assign redirect_mux = ...

assign reg_MW_flush = ...
assign reg_EM_flush = ...
assign reg_DE_flush = ...
assign reg_FD_flush = ...
assign RegWrite_cancel = ...
```





# Instr. Mem.(1)

	NO.	Instruction	Addr.	Label	ASM	Comment
	0	0000013	0	start:	addi x0, x0, 0	
	1	00402103	4		lw x2, 4(x0)	
	2	00802203	8		lw x4, 8(x0)	
	3	00c02283	С		lw x5, 12(x0)	
	4	01002303	10		lw x6, 16(x0)	
	5	01402383	14		lw x7, 20(x0)	
	6	306850f3	18		csrrwi x1, 0x306, 16	
	7	306020f3	1C		csrr x1, 0x306	
	8	306310f3	20		csrrw x1, 0x306, x6	
	9	306020f3	24		csrr x1, 0x306	
	10	0000013	28		addi x0, x0, 0	
	11	07800093	2C		addi x1, x0, 120	
	12	30509073	30		csrw 0x305, x1	set mtvec=0x78
	13	0000013	34		addi x0, x0, 0	
_	14	00000073	38		ecall	





# Instr. Mem.(2)

NO.	Instruction	Addr.	Label	ASM	Comment
15	0000013	3C		addi x0, x0, 0	
16	00000012	40		addi x0, x0, 0	# change to illegal
17	00000013	44		addi x0, x0, 0	
18	07f02083	48		lw x1, 127(x0)	
19	08002083	4C		lw x1, 128(x0)	# I access fault
20	00000013	50		addi x0, x0, 0	
21	08102023	54		sw x1, 128(x0)	# s access fault
22	00000013	58		addi x0, x0, 0	
23	00000013	5C		addi x0, x0, 0	
24	00000013	60		addi x0, x0, 0	
25	00000013	64		addi x0, x0, 0	
26	0000013	68		addi x0, x0, 0	
27	00000013	6C		addi x0, x0, 0	
28	00000013	70		addi x0, x0, 0	
 29	00000067	74		jr x0	



#### Instr. Mem.(3)

NO.	Instruction	Addr.	Label	ASM	Comment
30	34102cf3	78	trap:	csrr x25, 0x341	# mepc
31	34202df3	7C		csrr x27, 0x342	# mcause
32	30002e73	80		csrr x28, 0x300	# mstatus
33	30402ef3	84		csrr x29, 0x304	# mie
34	34402f73	88		csrr x30, 0x344	# mip
35	004c8113	8C		addi x2, x25, 4	
36	34111073	90		csrw 0x341, x2	# mepc = mepc + 4
37	30200073	94		mret	# 30200073 mret
38	00000013	98		addi x0, x0, 0	
39	00000013	9C		addi x0, x0, 0	
40	0000013	Α0		addi x0, x0, 0	
41	00000013	A4		addi x0, x0, 0	




#### Data Mem.

NO.	Data	Addr.	Comment	NO.	Instruction	Addr.	Comment
0	000080BF	0		16	00000000	40	
1	8000000	4		17	00000000	44	
2	0000010	8		18	00000000	48	
3	0000014	С		19	00000000	4C	
4	FFFF0000	10		20	A3000000	50	
5	0FFF0000	14		21	27000000	54	
6	FF000F0F	18		22	79000000	58	
7	F0F0F0F0	1C		23	15100000	5C	
8	0000000	20		24	00000000	60	
9	0000000	24		25	00000000	64	
10	0000000	28		26	00000000	68	
11	0000000	2C		27	00000000	6C	
12	0000000	30		28	00000000	70	
13	0000000	34		29	00000000	74	
14	00000000	38		30	00000000	78	
<b>2</b> , 15	0000000	3C		31	00000000	7C	

#### Simulation (1)







# Simulation (4)

Instruction 34102cf3

NO.

Addr.

Label

trap:


ASM

Comment

csrr x25, 0x341 # mepc



trap



WB: ecall

12	30509073	30	csrw 0x305, x1	set mtvec=0x78
13	00000013	34	addi x0, x0, 0	
14	00000073	38	ecall	



## Simulation (3)




Name	Value	40 ns 42 ns 44 ns 46 ns	48 ns	50 ns	52 ns .	54 ns	56 ns	58 ns	60 ns	62 ns
¼ clk	0									
¼ rst	1									
> W PC_IF[31:0]	00000000	0000004c	00000084	00000088	0000008c	00000090	00000094	00000098	0000009c	00000000
> <b>W</b> inst_IF[31:0]	00000013	08002083 34102cf3 34202df3 30002e73	30402ef3	34402f73	004c8113	34111073	30200073	X	00000013	
> ₩ PC_MEM[31:0]	00000000	00000040 00000044	00000078	00000070	00000080	00000084	00000088	00000086	00000090	00000094
> <b>W</b> inst_MEM[31:0]	00000000	0000000	34102cf3	34202df3	30002e73	30402ef3	34402f73	004c8113	34111073	30200073
> W PC_WB[31:0]	00000000	0000003c 00000040 00000044		00000078	0000007c	00000080	00000084	00000088	0000008c	00000000
> <b>W</b> inst_WB[31:0]	00000000	0000000		34102cf3	34202df3	30002e73	30402ef3	34402f73	004c8113	34111073
redirect_mux_exp	0			100						
RegWrite_cancel_exp	0									
> W PC_redirect_exp[31:0]	00000088	0000078	00000038	( 0000000Ъ	00000080	00000fff	0000	0000	00000038	00000036
Gcsr_rw_MEM	0									
csr_w_imm_mux_MEM	X									
> W CSRout_MEM[31:0]	88000000	00000078	00000038	( 0000000Ъ	00000080	00000fff	0000	0000	00000038	0000003e
> W exp_vector_WB[3:0]	0				0					



14 00000073 38 ecall 15 00000013 3C addi x0, x0, 0

Simulation (4) ecall next






MEM: mret

36	34111073	90	csrw 0x341, x2	# mepc = mepc + 4
37	30200073	94	mret	# 30200073 mret
ZheJiang t	Iniversity		A SA CA CACAGA CA	N TO THE CONTRACT OF THE CONTR





MEM: mret



#### WB: illegal inst

15	0000013	3C	addi x0, x0, 0	
16	00000012	40	addi x0, x0, 0	# change to illegal
17	0000013	44	addi x0, x0, 0	

## Simulation (5)



Name	Value	80 ns   82	ns   84 ns	86 ns	2n 88	90 ns .	92 ns	94 ns	96 ns .	98 ns .	100 ns	102 ns
¼ clk	0											
¼ rst	1											
> ₩ PC_IF[31:0]	00000000	0000007c X 0000008	0 00000084	00000088	0000008c	00000090	00000094	8000000	0000009c	00000040	00000044	00000048
> <b>W</b> inst_IF[31:0]	00000013	34202df3 30002e7	3 30402ef3	34402f73	004c8113	34111073	30200073	X	0000	0013		07f02083
> ₩ PC_MEM[31:0]	00000000	0000004c	00000078	0000007c	0800000	00000084	00000088	00000080	00000090	00000094	00000098	00000090
> <b>₩</b> inst_MEM[31:0]	00000000	00000000	34102cf3	34202df3	30002e73	30402ef3	34402f73	004c8113	34111073	30200073	000	100000
▶ PC_WB[31:0]	00000000	00000	04c	00000078	X 0000007e	00000080	00000084	00000088	0000008c	00000090	00000094	00000098
> ₩ inst_WB[31:0]	00000000	00000	000	34102cf3	34202df3	30002e73	30402ef3	34402f73	004c8113	34111073	30200073	00000000
<pre>redirect_mux_exp</pre>	0											
RegWrite_cancel_exp	0											
▶ PC_redirect_exp[31:0]	8800000	00000078	00000040	00000002	0800000	00000fff	0000	0000	00000040	X	00000044	
csr_rw_MEM	0											
d csr_w_imm_mux_MEM	X											
♥ CSRout_MEM[31:0]	8800000	00000078	00000040	00000002	00000080	00000fff	0000	10000	00000040	X	00000044	
w exp_vector_WB[3:0]	0						0					



# Simulation (6)



	100 ns	102 ns	10	4 ns	106 ns	1	108 ns	110	ns	112 ns		14 ns	116 ns	118 n	s   120 ns	122 ns
										ننننا						
000000	00000044	00000048	0000004	c 00	000050	0000	0054	00000058	00	00005c	000000	060	00000078	0000007c	00000080	00000084
000013	00000013	07f02083	0800208	3 00	000013	0810	2023		00	000013		X	34102cf3	34202df3	30002e73	30402ef3
000000	00000098	00000	009c	X 00	000044	0000	0048	0000004c	00	000050	000000	054		00000058		00000078
000000		00000000		00	000013	07f0	2083	08002083	00	000013	X .		00000	0000		34102cf3
000000	00000094	00000098	X	0000009c		0000	0044	00000048	00	00004c	000000	)50	00000054		00000058	X
000000	30200073		0000000	10		0000	0013	07f02083	08	002083	Х			00000000		X
000088					00000044						Х		00000	0078		0000004c
880000					00000044						X :		00000	0078		0000004c
				0					X	2	X			0		
000	00013 = 000000 = 000000 = 000000 = 000000 = 000000	000013 00000013 00000098 000000 00000094 000000 00000094 0000088	000013 00000013 07f02083 000000 00000000 0000000 00000000 000000	000013	00013	000013	00000	000013	00000	00013	000013	00013	00013	00013	00013	00013



# Simulation (7)



Name	Value	120 ns	122 ns	124 ns	126 ns	128 ns	130 ns	132 ns	134 ns	136 ns	138 ns	140 ns 14
¼ clk	0											
™ rst	1											
₩ PC_IF[31:0]	00000000	00000080	00000084	00000088	0000008c	00000090	00000094	00000098	0000009c	000000a0	00000050	00000054 0000005
₩ inst_IF[31:0]	00000013	30002e73	30402ef3	34402f73	004c8113	34111073	30200073		00000	013		08102023 000000
♥ PC_MEM[31:0]	00000000	00000058	00000078	00000070	00000080	00000084	00000088	0000008c	00000090	00000094	00000098	00000090
Inst_MEM[31:0]	00000000	00000000	34102cf3	34202df3	30002e73	30402ef3	34402f73	004c8113	34111073	30200073	Х	00000000
₩ PC_WB[31:0]	00000000	000	00058	00000078	0000007c	00000080	00000084	00000088	0000008c	00000090	00000094	0000008 000000
inst_WB[31:0]	00000000	000	00000	34102cf3	34202df3	30002e73	30402ef3	34402f73	004c8113	34111073	30200073	00000000
la redirect_mux_exp	0											
RegWrite_cancel_exp	0											
♥ PC_redirect_exp[31:0]	88000000	00000078	0000004c	00000005	00000080	00000fff	00000	000	0000004c		0000	10050
csr_rw_MEM	0											
csr_w_imm_mux_MEM	X											
♥ CSRout_MEM[31:0]	00000088	00000078	0000004c	00000005	00000080	00000fff	00000	000	0000004c		0000	00050
■ exp_vector_WB[3:0]	0							0				



## Simulation (8)



Name	Value	140 ns   142 r	144 ns	146 ns	148 ns	150 ns	152 ns	154 ns	156 ns	158 ns	160 ns	162 ns
¼ dk	0											
¼ rst	1											
> ₩ PC_IF[31:0]	00000000	00000054 00000058	0000005c	00000060	00000064	00000068	00000078	0000007c	00000080	00000084	00000088	0000008c
₩ inst_IF[31:0]	00000013	08102023		00000013			34102cf3	34202df3	30002e73	30402ef3	34402f73	004c8113
₩ PC_MEM[31:0]	00000000	0000009c	00000050	00000054	00000058	00000050		00000060		00000078	00000070	08000000
inst_MEM[31:0]	00000000	00000000	00000013	08102023	00000013	X	0000	0000		34102cf3	34202df3	30002e73
PC_WB[31:0]	00000000	00000098	000009c	00000050	00000054	00000058	0000005c		00000060		00000078	0000007c
₩ inst_WB[31:0]	00000000	00000000	)	00000013	08102023	X		00000000			34102cf3	34202df3
redirect_mux_exp	0											
RegWrite_cancel_exp	0											
♥ PC_redirect_exp[31:0]	88000000		00000050			X	0000	0078		00000054	00000007	00000080
a csr_rw_MEM	0											
d csr_w_imm_mux_MEM	X											
♥ CSRout_MEM[31:0]	88000000		00000050			X	0000	0078		00000054	00000007	00000080
■ exp_vector_WB[3:0]	0		0		1	Χ			0			



## Simulation (9)



Name	Value	160 ns	162 ns	164 ns	166 ns	168 ns	170 ns	172 ns	174 ns	176 ns	178 ns   180 ns	182
<sup>™</sup> clk	0											
¹₄ rst	1											
> W PC_IF[31:0]	00000000	00000088	0000008c	00000090	00000094	00000098	0000009c	00000040	00000058	00000050 000000	060 00000064	00000068
> <b>W</b> inst_IF[31:0]	00000013	34402f73	004c8113	34111073	30200073	X			000	00013		
> ₩ PC_MEM[31:0]	00000000	00000070	00000080	00000084	00000088	00000080	00000090	00000094	00000098	00000090	00000058	00000050
> <b>W</b> inst_MEM[31:0]	00000000	34202df3	30002e73	30402ef3	34402f73	004c8113	34111073	30200073	X	00000000	X 01	0000013
> W PC_WB[31:0]	00000000	00000078	0000007c	00000080	00000084	00000088	00000080	00000090	00000094	00000098	0000009c	00000058
> <b>W</b> inst_WB[31:0]	00000000	34102cf3	34202df3	30002e73	30402ef3	34402f73	004c8113	34111073	30200073	000000	000	00000013
la redirect_mux_exp	0											
RegWrite_cancel_exp	0											
> W PC_redirect_exp[31:0]	00000088	00000007	00000080	00000fff	0000	0000	00000054	(		00000058		
CSr_rw_MEM	0						1 5					
csr_w_imm_mux_MEM	Х											
> W CSRout_MEM[31:0]	00000088	00000007	00000080	00000fff	0000	0000	00000054			00000058		
> W exp_vector_WB[3:0]	0							0				



#### Checkpoints



#### • CP 1:

Waveform Simulation of the Pipelined CPU with the verification program

#### • CP 2:

FPGA Implementation of the Pipelined CPU with the verification program

- SW[12] Interrupt
- Code2Inst.v CSR instructions





# Thanks

