

(a) block offset : Block size = 32 Bytes =  $2^5$  block offset = 5 bits

$$\text{index : number of sets} = \frac{\text{Cache size}}{\text{Block size} \times \text{Associativity}} = \frac{8 \text{ KB}}{32 \text{ B} \times 2} = 128 \text{ sets} = 2$$

index field = 7 bits

Tag : 38 - 1 - 5 = 26 bits


So

Tag	Index	Block offset
26 bits	7 bits	5 bits

(b) valid bit | Dirty bit | Tag (26 bits) | Data (256 bits)

(c) virtual address: 


VPN (33 bits)	index (7 bits)	block offset (5 bits)
---------------	----------------	-----------------------




(d)

① send VPN to TLB to look up PPN;  
send virtual index to cache to look up  
according cache line in the same time

② if TLB miss, look up page Table and update TLB. Then we get PPN, then use it to check if cache hit (compare PPN with Tag)

③ If tag do not match or valid = 0,   
 retrieve it from next level memory, then we get the data Block.  
 If hit, get data directly.



Question 2:

$$AMAT = \text{Hit time} + \text{Miss Rate} \times \text{Miss Penalty}$$

for Machine A:

$$AMAT_a = 8 + 0.08 \times 50 = 12 \text{ ns}$$

for machine B:

$$\rightarrow L_2 \text{ Hit Time} + \text{Miss Rate} \times \text{Miss Penalty}$$

$$AMAT_b = 2 + [0.15 \times (20 + 0.10 \times 50)] = 5.75 \text{ ns}$$

So B will have better performance

Question 3: 1.0 GHz = 1 ns per cycle

(a)  $L_2$  access time = 12 ns if ignore  $L_2$  reaction ~~time~~ <sup>time</sup> ~~(access time)~~

$$L_2 \text{ to } L_1 \text{ bus transfer time} = \frac{32 \text{ Bytes}}{16 \text{ Bytes}} \times \frac{1}{266 \text{ MHz}} = 7.52 \text{ ns}$$

$$\text{then } L_1 \text{ Miss Penalty} = 12 + 7.52 = 19.52 \text{ ns}$$

$$L_2 \text{ Miss Penalty} = 80 \text{ ns} + \frac{64}{16} \times \frac{1}{133 \text{ MHz}} = 30.08 \text{ ns} + 80 \text{ ns} = 110.08 \text{ ns}$$

$$AMAT \text{ for Instruction access } AMAT_I = 1 + (0.02 \times (19.52 \text{ ns} + 0.15 \times 110.08 \text{ ns}))$$

$$AMAT_I = 1.72 \text{ ns}$$

$$(b) L_2 \text{ to } L_1 \text{ D-cache bus transfer time} = \frac{16 \text{ Bytes}}{16 \text{ Bytes}} \times \frac{1}{266 \text{ MHz}} = 3.76 \text{ ns}$$

$$L_1 \text{ D mp} = 12 + 3.76 = 15.76 \text{ ns}$$

$$L_2 \text{ mp} = 80 \text{ ns} + \frac{64}{16} \times \frac{1}{133 \text{ MHz}} = 110.08 \text{ ns}$$

$$AMAT_{D-read} = 1 + (0.05 \times (15.76 + 0.15 \times 110.08)) = 2.62 \text{ ns}$$

$$(c) AMAT_{D-write} = L_1 \text{ Hit Time} + 0.1 \times (D\text{-cache Miss Rate} \times \text{Miss Penalty})$$
$$= 1 + 0.1 \times (0.05 \times (15.76 + 0.15 \times 110.08)) = 1.16 \text{ ns}$$

$$(d) CPI = \text{Base CPI} + I \text{ frequency} \times AMAT_I + L \text{ frequency} \times AMAT_{D-read}$$
$$+ S \text{ frequency} \times AMAT_{D-write}$$
$$= 1.35 \text{ ns} + 0.7 \times 1.72 \text{ ns} + 0.2 \times 2.62 \text{ ns} + 0.1 \times 1.16 \text{ ns}$$
$$= 3.19 \text{ ns}$$






Question 4:

(a) single precision number = 4 Bytes

When  $B = 16$  a submatrix line could just fit in



To take advantages of blocked execution, the L cache should at least fit in 2 submatrix (read and write)

that is  $16 + 16 = 32$  Blocks =  $2^{11}$  Bytes = 2KB

(b)

blocked version: each submatrix line only need to fetch 1 time

then misses =  $2 \times 16 \times \left(\frac{256}{16}\right)^2 = 2^{13}$  times

= 8192 times

unblocked version:

Inner Loop: 1 miss for read and 16 misses for write every 16 <sup>num</sup>

then misses =  $17 \times \left(\frac{256}{16}\right) \times 256 = 69632$  times

```
(c) for (int i = 0; i < 256; i += b) {
```

```
    for (int j = 0; j < 256; j += b) {
```

```
        // Transpose submatrix
```

```
        for (ii = i; ii < min(i + b, 256); ii++) {
```

```
            for (jj = j; jj < min(j + b, 256); jj++) {
```

```
                output[jj][ii] = input[ii][jj]
```

```
            }
```

```
        }
```

```
    }
```

```
}
```

(d)



Question 5.

cache size 在一定时, block 越大, 一个 block 装载的数据越多, <sup>miss rate 下降</sup> 越能利用空间局部性, 然而过大时, 能够存储的 blocks 较少, 一次 miss penalty 也更大

Question 6:

1. (1)   2. (1)   3. (2)   4. (3)   5. (2)   6. (4)   7. (2)  
8. (4)   9. (2)   10. (4)   11. (4)   12. (4)   13. ~~(4)~~

