体系结构 Homework 2 3190102196 展盤飞


index: number of sets = $\frac{\text{Lache Size}}{\text{Block Size x Associativity}} = \frac{2^5}{328 \text{ x2}} = \frac{\text{bits}}{328 \text{ x2}} = \frac{128 \text{sets}}{2} = \frac{2^5}{328 \text{ x2}} = \frac{2}{328 \text{ x2}} = \frac{$

index field = 7 bits

Tag: 38-1-5:26 bits

50 rug Index Block offset 26 bits 7 bits 5 bits

(b) valid bit | Dirty bit | Tag (26 bits) | Data (256 bits)



if TLB miss, look up page Table and update TLB. Then we get PPN, then use it to check if cache har (compare ppn with Tag)

if tag do not match or valid = 0. The state of the data Block if hit, get data directly.

Question 2: AMAT = Hit time + Miss Rate x Miss Penalty tor Machine A: AMATa = 8 + 0.08 x 50 - 12ns - La Hit time + Miss Rate & Misspenal tor machine B: AMATO = 2 + [0.15 x (20 + 0.10 x50)] = 5.75 ns so B will have better performance Question 3: 1.0 GHz = Ins per cycle then L. Miss Penalty = 12+ 1.52 = 19.52 ns

(a) Lz access time = 12 ns if zgnore Lz reaction time Le to La bus transfer time = 32 Bytes = 1.52ns Lz Miss Penalty = 80ns+ 64 x 133MHZ = 30.08ns +80ns = 110.08ns AMAT for Instruction access AMATI = 0+ (0.02 x (1952 ns + 0.15 x 110 08 ns) AMAI 1 = 1.72 ns

(b) L2 to L. D- (ache bus transfer time = 16 Bytes x 266 mHz = 3.76 ns Lio np = 12 + 3.76 = 15.76 ns $L_2 mp = 30 ns + \frac{64}{16} \times \frac{1}{1349Hz} = 110.08 ns$ AMAT D-road = or (0.05 × (15.76 +0.15 x 110.08)) = 2.62 ns

(c) AMAT D-write = Li Hit Time + O.1 x (D-cache Miss Rate x Miss Penalty) = 8 + 0.1 x (0 05 x (15.76 + 0.15x110.08)) = 1.16 ns

(d) (PI = Base cPI + I frequency x AMATz + L frequency x AMATo-read + s trequency x AMATO-write = 1.35ms+ 0.7x 1.72ms + 0.2x 2.62ms + 0.1x 1.16ms = 3.19 ns

Question 4: (a) single precision number = 4 Bytes when B = 16 a submatrix Line could just lit in To take advantages of blocked execution, the Leache should at least fit in 2 Submatrix (read and write) that : 6 16 + 16 = 32 Blocks = 2" Bytes = 2KB (b) blocked version: each submatrix Line only need to letch I time then misses = $2 \times 16 \times \left(\frac{256}{16}\right)^2 = 2^{13}$ times = 8192 t3mes un blocked version: Inner Loop: 1 miss for read and 16 misses for write every 16 misses then n_0 is ses = $17 \times (\frac{250}{16}) \times 256 = 69632 times$ (c) for limt i=0; { 256; !+=b) } tor (3nt j=0; j4 256; j+=b) { 11 Transpose Sub matrix tor (33 = 3; 33 < min (3+b, 256); 31++) { tor (jj = j; j) < min (j+b, 256); jj ++) } output [jj] [ii] = input [ii][jj] 4 3 3

(d)

Question 5.

(a clie size 在一定时,block 越大,一个 block 装载的数据越多越能利用空间局部性,然而过大时,能够存储的 blocks 较一次 miss penalty 也更大

Juestion 6:

1.(1) 2.(1) 3.(2) 4.(3) 5.(2) 6.(4) 7.(2)

8.4) 9.2) 10.4 11.4) 12.4) 13.1)