


# VE270

# Recitation Class for Week 11

## RTL Design


HAO Zhiyu  
2019.11.20.

# Outline

- 
- 1. RTL design
  - 2. Lookahead adder
  - 3. Incrementer
  - 4. Comparator
  - 5. Multiplier

# RTL design

- Controllers(FSM):  
produce simple output and control signals for datapath
- Datapath:  
Manipulate the data according to the controllers' command



# RTL steps

- A high level state machine
- Datapath
- Connect the datapath to a controller
- Derive the (controller's) FSM from the high level state machine

Make sure you understand  
the examples provided in  
the lecture notes!!!!


Vending machine,  
Laser

Bus interface

# Lookahead adder

- Original adder: slow, need to wait for the carry
- Lookahead logic:

the circuit inside is too complicated, can it be better?




(Fast Adder)

# PG Lookahead

- **Propagate:**  $P = a \oplus b$
- **Generate:**  $G = ab$


$$\text{Cout} = G + Pc$$

- $c_1 = a_0b_0 + (a_0 \oplus b_0)c_0 = G_0 + P_0c_0$
- $c_2 = a_1b_1 + (a_1 \oplus b_1)c_1 = G_1 + P_1c_1$
- $c_3 = a_2b_2 + (a_2 \oplus b_2)c_2 = G_2 + P_2c_2$



# Carry-Lookahead Adder

- 4 gate delay to compute result
- 3 to produce cout and blue PG
- High level design:





$$P = P_3 P_2 P_1 P_0$$

$$G = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0$$

# High level View

(Sum/propagate/generate block)





What's the delay?



# Incrementer

- Traditional: derive equation from truth table
- Slower but simpler: use half adders





Inputs				Outputs				
a3	a2	a1	a0	c0	s3	s2	s1	s0
0	0	0	0	0	0	0	0	1
0	0	0	1	0	0	0	1	0
0	0	1	0	0	0	0	1	1
0	0	1	1	0	0	1	0	0
0	1	0	0	0	0	1	0	1
0	1	0	1	0	0	1	1	0
0	1	1	0	0	0	1	1	1
0	1	1	1	0	1	0	0	0
1	0	0	0	0	1	0	0	1
1	0	0	1	0	1	0	1	0
1	0	1	0	0	1	0	1	1
1	0	1	1	0	1	1	0	0
1	1	0	0	0	1	1	0	1
1	1	0	1	0	1	1	1	0
1	1	1	0	0	1	1	1	1
1	1	1	1	1	0	0	0	0



- $c0 = a3a2a1a0$
- ...
- $s0 = a0'$

# Comparator

- Equality comparator: output 1 if equal
- Magnitude comparator  
Indicate if  $A > B$ ,  $A = B$ , or  $A < B$




# Magnitude comparator



Each stage:


- $out\_gt = in\_gt + (in\_eq * a * b')$ 
  - $A > B$  (so far) if already determined in higher stage, or if higher stages equal but in this stage  $a=1$  and  $b=0$
- $out\_lt = in\_lt + (in\_eq * a' * b)$ 
  - $A < B$  (so far) if already determined in higher stage, or if higher stages equal but in this stage  $a=0$  and  $b=1$
- $out\_eq = in\_eq * (a \text{ XNOR } b)$ 
  - $A = B$  (so far) if already determined in higher stage and in this stage  $a=b$  too
- Simple circuit inside each stage, just a few gates (not shown)



# Multiplier

- Mimics hand calculating
- Derive equation for pp1~pp4  
 $pp1 = \{b0a3, \dots, b0a0\};$   
 $pp2 = \{b1a3, \dots, b1a0\} + pp1;$   
 ...

				a3	a2	a1	a0	
				x b3	b2	b1	b0	
					b0a3	b0a2	b0a1	b0a0
								(pp1)
					b1a3	b1a2	b1a1	b1a0
								0
								(pp2)
					b2a3	b2a2	b2a1	b2a0
								0
								0
								(pp3)
					+ b3a3	b3a2	b3a1	b3a0
								0
								0
								(pp4)
p7	p6	p5	p4	p3	p2	p1	p0	




Block symbol

# Smaller Multiplier

- Running sum

- Design circuit that computes one partial product at a time, adds to running sum
  - Note that **shifting** running sum right (relative to partial product) after each step ensures partial product added to correct running sum bits



- Thank you!