## Verilog Code:

```
module MUX(Q, I0, I1, I2, I3, S0, S1);
24
              output Q;
25 !
              input IO, I1, I2, I3, SO, S1;
26 ¦
              reg Q;
27 :
28 🖨 🔘
              always @(IO, I1, I2, I3, SO, S1)
29 🖨
              begin
30 ⊝ ○
                  case ({S1, S0})
      0
31 :
                      2'b00: Q = I0;
32 ¦
      0
                      2'b01: Q = I1:
      \circ
33 i
                      2'b10: Q = I2;
34 !
      0
                      2'b11: Q = I3;
      0
35
                      default Q = 0;
36 ⊖
                  endcase
37 🖒
              end
          endmodule
38 🖨
40 🖨
          module Dff(Q, D, clk);
41
              output Q;
              input D, clk;
42
43 !
              reg Q;
44
45 \odot O
              always @(negedge clk)
46 🖨
              begin
47
      0
                  Q \le D:
48 🖨
              end
          endmodule
49 🖨
51 ⊖
          module ex6(Q, D, SI, Sh, L, c1k);
52
              output [3:0] Q;
              input [3:0] D;
53
              input SI, Sh, L, clk;
54
55
              wire w0, w1, w2, w3;
56
57
              MUX M3(w3, Q[3], D[3], SI, SI, L, Sh);
58
59
              MUX M2(w2, Q[2], D[2], Q[3], Q[3], L, Sh);
60
              MUX M1(w1, Q[1], D[1], Q[2], Q[2], L, Sh);
              MUX MO(w0, Q[0], D[0], Q[1], Q[1], L, Sh);
61
62
              Dff D3(Q[3], w3, c1k);
63
              Dff D2(Q[2], w2, c1k);
64
              Dff D1(Q[1], w1, clk);
65
              Dff D0(Q[0], w0, c1k);
66
67
          endmodule
68 🖨
```

## Simulation Result:

