
### **HW5 Report**

# Q1.

# Verilog Code:

```
23 🖨
          module Q1(F, A, B, Sel);
24 ¦
              input [31:0] A, B;
25
              input Sel;
26
              output [31:0] F;
              reg [31:0] F;
27
28
29 🖨 🔾
              always @(A, B, Sel) begin
30 ⊝ ○
                  case (Sel)
31 ¦ O
                     1' b_0: F = A;
     0
                     1'b1: F = B;
32 :
     0
33 ¦
                      default F = 0;
34 🗀
                  endcase
35 🖒
              end
36 ⊖
          endmodule
```

#### Simulation Result:




## Q2.

## Verilog Code:


```
1 😓
          module D_ff(Data_out, Data_in, clock, reset);
 2 ¦
              input Data_in, clock, reset;
 3
              output Data_out;
 4
              reg Data_out;
 5
6 O
              always @(posedge reset or posedge clock)
 7 🖨
              begin
8 O
                 if (reset == 1) Data_out <= 0;
9 🖒 🔘
                 else Data_out <= Data_in;</pre>
10 🖨
              end
          endmodule
11 🗀
```

```
module Q2(D_out, D_in, clk, rst);
13 🖨
14
              input [3:0] D_in;
15
              input clk, rst;
              output [3:0] D_out;
16
              // reg [3:0] D_out;
17
18
              D_ff D0 (D_out[0], D_in[0], clk, rst);
19
              D_ff D1 (D_out[1], D_in[1], clk, rst);
20
              D_ff D2 (D_out[2], D_in[2], clk, rst);
21
              D_ff D3 (D_out[3], D_in[3], clk, rst);
22 1
23
          endmodule
24 🖨
```



# Q3. Verilog Code:


```
1 🖨
          module Q3(x, c1k);
2
              input clk;
              output [3:0] x;
 3
              reg [3:0]x;
 4
              wire f;
 5
6
      0
 7
              xor(f, x[0], x[3]);
8
9 ¦
      0
              initial x = 4'b0001;
10
      0
11 🗇
              always @(posedge clk)
12 🖨
              begin
      0
13 :
                 x[3] \leftarrow f:
      0
                 x[2] <= x[3];
14
      0
                 x[1] \le x[2];
15 !
      0
                 x[0] <= x[1];
16
17 ♠
              end
18 🖒
          endmodule
```



# Q4. Verilog Code:

```
23 ⊝
          module MUX (Out, IO, II, Sel);
24
               input IO, I1, Sel;
25
               output Out;
26
               reg Out;
28 🖨 🔾
               always @(IO, I1, Sel)
29 🖨
               begin
30 🖨 🔾
                   case (Sel)
      0
                       1'b0: Out = I0:
31 i
      0
32 ¦
                       1'b1: Out = I1;
      0
33
                       default Out = 0;
34 🗀
                   endcase
35 🖒
               end
36 ⊖
          endmodule!
          'module DFF(Out, In, clk);
38 ⊡
               input In, clk;
39
               output Out;
41
               reg Out;
42
43
      \circ
               always @(posedge clk) Out <= In;
44
45 🖨
          endmodule
47 🖨
          module Q4(Q, CE, clear, set, clk);
               input CE, clear, set, clk;
48
               output [3:0] Q;
49
               wire w0, w1, w2, w3, w4, w5, w6, w7, w8, w9, w10, w11, w12, w13, w14, w15;
50
51
      0
               assign w3 = Q[3]&(Q[0] | Q[1] | Q[2]) | (^{\circ}Q[3])&(^{\circ}Q[2])&(^{\circ}Q[1])&(^{\circ}Q[0]);
52
      \circ
               assign w2 = Q[2]&(Q[0] | Q[1]) | (^Q[2])&(^Q[1])&(^Q[0]);
53
      0
54
               assign w1 = Q[1]&Q[0] | (^{\sim}Q[1])&(^{\sim}Q[0]);
      \circ
               assign w0 = {}^{\sim}Q[0];
55
56
57
               MUX M3(w7, Q[3], w3, CE);
               MUX M2(w6, Q[2], w2, CE);
58
```

```
59
              MUX M1(w5, Q[1], w1, CE);
               MUX MO(w4, Q[0], w0, CE);
60
61
               MUX M7 (w11, w7, 1, set);
62
               MUX M6(w10, w6, 1, set);
               MUX M5(w9, w5, 1, set):
64
               MUX M4(w8, w4, 1, set);
65
66
67
               MUX M11(w15, w11, 0, clear);
68
               MUX M10(w14, w10, 0, clear);
               MUX M9(w13, w9, 0, clear);
69
               MUX M8(w12, w8, 0, clear);
70
71
72
               DFF D3(Q[3], w15, c1k);
               DFF D2(Q[2], w14, c1k);
73
               DFF D1(Q[1], w13, c1k);
74
75
               DFF D0(Q[0], w12, c1k);
76
77 🖨
          endmodule
```



# Q5.

### Verilog Code:

```
module Q5(Q, upper, CE, load, clk, rst);
 2
               input CE, load, clk, rst; //load = 4'b0011;
 3
               output upper:
               output [3:0] Q;
 4
 5
               reg upper;
 6
 7
               wire w0, w1, w2, w3, w4, w5, w6, w7, w8, w9, w10, w11, w12, w13, w14,
                     w15, w16, w17, w18, w19;
8
9
      \circ
               assign w3 = Q[3]\&(^{\circ}(Q[2]\&Q[1]\&Q[0])) | (^{\circ}Q[3])\&(Q[2]\&Q[1]\&Q[0]);
10
      0
11
               assign w2 = Q[2]&(^{(Q[1]&Q[0])}) | (^{Q[2]})&(Q[1]&Q[0]);
      \circ
               assign w1 = Q[1]&(^Q[0]) | (^Q[1])&Q[0];
12
      0
               assign w0 = {^{\sim}Q[0]};
13
```

```
15
              MUX M3(w7, Q[3], w3, CE);
              MUX M2(w6, Q[2], w2, CE);
16
17
              MUX M1(w5, Q[1], w1, CE);
              MUX MO(w4, Q[0], w0, CE);
18
19
              MUX M7(w11, w7, 0, load);
20
              MUX M6(w10, w6, 1, load);
21
              MUX M5(w9, w5, 1, load);
22
23
              MUX M4(w8, w4, 0, load);
24
25
              MUX M11(w15, w11, 0, rst);
              MUX M10(w14, w10, 0, rst);
26
              MUX M9(w13, w9, 0, rst);
27
              MUX M8(w12, w8, 0, rst);
28
30
              DFF D3(Q[3], w15, c1k);
              DFF D2(Q[2], w14, c1k);
31
32
              DFF D1(Q[1], w13, c1k);
              DFF D0(Q[0], w12, c1k);
33
35 🖨 🔾
              always @(Q)
36 ⊝
              begin
37 🖯 O
                 if (Q[3] == 1) upper = 1;
38 🖨 🔾
                  else upper = 0;
39 🖒
              end
40 '
          endmodule
41 🗀
```

