

Andrew Friedman
Lab 3 Report
ECE 2031 CS
9 June 2023

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5  entity RPS_VHDL is                                -- Describes the device from the outside
6  port(                                              -- Defines the signals coming into and out of the device
7      R1, P1, S1 : in std_logic;
8      R2, P2, S2 : in std_logic;
9      W1, W2     : out std_logic;
10     E1, E2     : out std_logic
11 );
12 end RPS_VHDL;
13
14 architecture Internals of RPS_VHDL is -- Define the internal architecture of the device
15
16     -- Create a 6-bit vector that will give us easy access to all inputs
17     signal all_inputs : std_logic_vector(5 downto 0);
18
19 begin
20
21     -- "&" is CONCATENATION, not logical AND.
22     all_inputs <= R1 & P1 & S1 & R2 & P2 & S2;
23
24     -- Using a "selected signal assignment", aka "with/select"
25     with all_inputs select W1 <=
26         '1' when "100001" -- p1 rock & p2 scissors
27         | "010100" -- p1 paper & p2 rock
28         | "001010", -- p1 scissors & p2 paper
29         '0' when others;
30
31     -- Using a "conditional signal assignment", aka "when/else"
32     W2 <=
33         '1' when all_inputs = "001100" else -- p2 rock & p1 scissors
34         '1' when all_inputs = "100010" else -- p2 paper & p1 rock
35         '1' when all_inputs = "010001" else -- p2 scissors & p1 paper
36         '0';
37
38     -- Using when/else in a different way
39     E1 <=
40         '1' when (R1 = '1' and P1 = '1') or (P1 = '1' and S1 = '1') or (S1 = '1' and R1 = '1') else
41         '0';
42
43     -- Using Boolean expression
44     E2 <= (R2 and P2) or (P2 and S2) or (S2 and R2);
45
46 end Internals;

```

Figure 1. The finalized VHDL code implementing the Rock-Paper-Scissors game logic on DE10-Standard using switches for inputs and LEDs for outputs.




Figure 2. The functional simulation waveform illustrating the correct behavior of the Rock-Paper-Scissors game logic under varying inputs.




Figure 3. The annotated schematic of the circuit showing the worst-case propagation delays for each gate and the overall worst-case path while providing a maximum estimate for the circuit's performance.

MSO-X 2012A, MY63080017: Fri Jun 09 05:11:38 2023




Figure 4. Oscilloscope screenshot capturing the measurement of the signal period at Test Point 2 (TP2) with vertical cursors indicating the calculated period.




Figure 5. Oscilloscope screenshot demonstrating the measurement of the high time of the signal, from which the duty cycle is calculated.




Figure 6. Oscilloscope screenshot showing the measurement of the signal's fall time.

Figure 7. Oscilloscope screenshot demonstrating the high-to-low propagation delay of the inverter circuit.

Figure 8. Oscilloscope screenshot illustrating the low-to-high propagation delay of the inverter circuit.