Andrew Friedman Lab 7 Report ECE 2031 CS 06 July 2023




Figure 1. SCOMP online simulator screenshot within the custom infinite loop, displaying final AC, IR, and MD states.

```
2 1
    ; ASSEMBLY CODE DEMONSTRATING LOAD, ADD, STORE OPERATIONS, AND AN INFINITE LOOP INITIATION
    ; Andrew Friedman
    ; ECE 2031 CS
    ; 07/06/2023
    ; init program
    ORG 0
        LOADI
        ADD ADDED
                                ; add 0x24 to AC
        ST0RE
                TARGET
                                ; put AC contents at 0x1A
    Finish:
        JUMP
                Finish
                                ; goto 12
    ORG &H012
        ADDED:
                    DW &H24
    ORG &H01A
                                ; memory destination
        TARGET:
                    DW &H0
```

Figure 2. Assembly code demonstrating load, add, store operations, and an infinite loop initiation.




Figure 3. Simulation output demonstrating successful execution of the updated assembly program, with emphasis on the correct operation of the newly added SUB instruction.




Figure 4. Simulation output demonstrating successful execution of the updated assembly program, with emphasis on the correct operation of the newly added JPOS instruction.

```
; ITERATIVE MULTIPLICATION AND SUBTRACTION OPERATIONS ON AN INITIAL VALUE, WITH THE FINAL RESULT STORED IN AC
ORG 0
; double value in init & check if over max
Double:
    LOAD
            Curr
    SHIFT 1
    STORE Curr
    SUB
            Max
    JZERO Double ; not over so not finished double ; not over so not finished double
Subtract:
    LOAD
    STORE Curr
SUB Min
    JPOS Subtract ; not under so not finished sub
JZERO Subtract ; not under so not finished sub
    LOAD Curr
Finish:
            Finish ; goto 27
    JUMP
Curr: DW 162
; static values
Fifty: DW 50
Max: DW 1200
        DW 1196
Min:
```

Figure 5. Assembly code ('Arithmetic.asm') performing iterative multiplication and subtraction operations on an initial value, with the final result stored in AC.

APPENDIX A

VHDL CODE HIGHLIGHTING THE NEWLY IMPLEMENTED SUB AND JPOS INSTRUCTIONS
IN THE SCOMP PROCESSOR

```
-- SCOMP.vhd
-- This VHDL defines a simple 16-bit processor that is easy to understand and modify.
-- Andrew Friedman
-- ECE 2031 CS
-- 07/06/2023
library altera mf;
library lpm;
library ieee;
use altera mf.altera mf components.all;
use lpm.lpm components.all;
use ieee.std logic 1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std logic arith.all;
entity SCOMP is
       port(
              clock
                    : in
                           std logic;
              resetn : in std logic;
              IO_WRITE : out std_logic;
              IO CYCLE : out std logic;
              IO ADDR: out std logic vector(10 downto 0);
              IO_DATA : inout std_logic_vector(15 downto 0);
              dbg FETCH: out std logic;
              dbg_AC : out std_logic_vector(15 downto 0);
              dbg PC : out std logic vector(10 downto 0);
              dbg_MA : out std_logic_vector(10 downto 0);
              dbg_MD : out std_logic_vector(15 downto 0);
              dbg_IR : out std_logic_vector(15 downto 0)
       );
end SCOMP;
architecture a of SCOMP is
       type state type is (
              init, fetch, decode, ex nop,
              ex load, ex store, ex store2, ex iload, ex istore, ex istore2, ex loadi,
              ex_add, ex_addi, ex_sub,
              ex_jump, ex_jneg, ex_jzero, ex_jpos,
              ex return, ex call,
              ex_and, ex_or, ex_xor, ex_shift,
              ex in, ex in2, ex out, ex out2
       );
```

```
type stack_type is array (0 to 9) of std_logic_vector(10 downto 0);
       signal state
                      : state type;
       signal AC
                      : std logic vector(15 downto 0);
       signal AC shifted : std logic vector(15 downto 0);
       signal PC stack : stack type;
       signal IR
                     : std logic vector(15 downto 0);
       signal mem_data : std_logic_vector(15 downto 0);
       signal PC
                      : std logic vector(10 downto 0);
       signal next_mem_addr : std_logic_vector(10 downto 0);
       signal operand
                        : std_logic_vector(10 downto 0);
                       : std logic;
       signal MW
       signal IO_WRITE_int : std_logic;
begin
       -- use altsyncram component for unified program and data memory
       altsyncram_component : altsyncram
       GENERIC MAP (
              numwords a \Rightarrow 2048,
             widthad_a \Rightarrow 11,
             width a => 16,
             init file => "Arithmetic.mif",
             intended_device_family => "CYCLONE V",
              clock enable input a => "BYPASS",
              clock enable output a => "BYPASS",
             lpm hint => "ENABLE RUNTIME MOD=NO",
              lpm type => "altsyncram",
             operation_mode => "SINGLE_PORT",
             outdata_aclr_a => "NONE",
              outdata reg a => "UNREGISTERED",
              power_up_uninitialized => "FALSE",
              read_during_write_mode_port_a => "NEW_DATA_NO_NBE_READ",
             width byteena a \Rightarrow 1
       PORT MAP (
             wren a => MW,
             clock0 => clock,
              address_a => next_mem_addr,
             data a => AC,
              q_a
                     => mem_data
       );
```

```
-- use Ipm function to shift AC
shifter: lpm_clshift
generic map (
       lpm width => 16,
       lpm widthdist => 4,
       lpm shifttype => "arithmetic"
port map (
       data
              => AC.
       distance => IR(3 downto 0),
       direction => IR(4),
       result => AC_shifted
);
-- Memory address comes from PC during fetch, otherwise from operand
with state select next_mem_addr <=
       PC when fetch,
       operand when others;
-- This makes the operand available immediately after fetch, and also
-- handles indirect addressing of iload and istore
with state select operand <=
       mem data(10 downto 0) when decode,
       mem data(10 downto 0) when ex iload,
       mem_data(10 downto 0) when ex_istore2,
       IR(10 downto 0) when others;
-- use Ipm function to drive i/o bus
io_bus: lpm_bustri
generic map (
       lpm_width => 16
port map (
       data => AC,
       enabledt => IO_WRITE_int,
       tridata => IO DATA
);
IO\_ADDR \le IR(10 \text{ downto } 0);
IO_WRITE <= IO_WRITE_int;</pre>
process (clock, resetn)
begin
       if (resetn = '0') then -- Active-low asynchronous reset
```

```
state <= init:
             elsif (rising_edge(clock)) then
                    case state is
                           when init =>
                                  MW <= '0'; -- clear memory write flag
                                          <= "00000000000"; -- reset PC to the beginning of
                                  PC
memory, address 0x000
                                  AC
                                          <= x"0000"; -- clear AC register
                                  IO_WRITE_int <= '0';
                                                          -- don't drive IO
                                  state <= fetch; -- start fetch-decode-execute cycle
                           when fetch =>
                                  IO WRITE int <= '0'; -- lower IO WRITE after an out
                                          <= PC + 1; -- increment PC to next instruction
address
                                  state <= decode;
                           when decode =>
                                  IR <= mem_data; -- latch instruction into the IR</pre>
                                  case mem data(15 downto 11) is -- opcode is top 5 bits of
instruction
                                         when "00000" =>
                                                              -- no operation (nop)
                                                state <= ex nop;
                                         when "00001" =>
                                                              -- load
                                                 state <= ex_load;
                                         when "00010" =>
                                                              -- store
                                                state <= ex_store;
                                         when "00011" =>
                                                           -- add
                                                state <= ex_add;
                                         when "00100" =>
                                                              -- sub
                                                state <= ex sub;
                                         when "00101" =>
                                                              -- jump
                                                state <= ex_jump;
                                         when "00110" =>
                                                              -- jneg
                                                state <= ex_jneg;
                                         when "00111" =>
                                                             -- jpos
                                                state <= ex_jpos;
                                         when "01000" =>
                                                              -- jzero
                                                state <= ex_jzero;
                                         when "01001" =>
                                                              -- and
                                                 state <= ex_and;
                                         when "01010" =>
                                                state <= ex or;
                                         when "01011" => -- xor
```

```
state <= ex_xor;
                                        when "01100" => -- shift
                                               state <= ex_shift;
                                        when "01101" => -- addi
                                               state <= ex_addi;
                                        when "01111" => -- istore
                                               state <= ex istore;
                                        when "01110" => -- iload
                                               state <= ex_iload;
                                        when "10000" => -- call
                                               state <= ex call;
                                        when "10001" =>
                                                           -- return
                                               state <= ex_return;
                                        when "10010" => -- in
                                               state <= ex in;
                                        when "10011" => -- out
                                               state <= ex_out;
                                               IO_WRITE_int <= '1'; -- raise IO_WRITE
                                        when "10111" => -- loadi
                                               state <= ex loadi;
                                        when others =>
                                               state <= ex_nop; -- invalid opcodes default
to nop
                                 end case;
                           when ex nop =>
                                 state <= fetch;
                           when ex_load =>
                                 AC <= mem_data; -- latch data from mem_data
(memory contents) to AC
                                 state <= fetch;
                           when ex_store =>
                                 MW <= '1';
                                                    -- drop MW to end write cycle
                                 state <= ex_store2;
                           when ex store2 =>
                                 MW <= '0';
                                                  -- drop MW to end write cycle
                                 state <= fetch;
                           when ex_add =>
                                 AC <= AC + mem_data; -- addition
                                 state <= fetch;
```

```
when ex_sub =>
                                  AC <= AC - mem_data; -- subtraction
                                  state <= fetch;
                           when ex_jump =>
                                  PC <= operand; -- overwrite PC with new address
                                  state <= fetch;
                           when ex jneg =>
                                  if (AC(15) = '1') then
                                         PC <= operand; -- Change the program
counter to the operand
                                  end if;
                                  state <= fetch;
                           when ex_jpos =>
                                  if (AC(15) = '0' \text{ and } AC /= x"0000") then
                                         PC <= operand; -- Change the program
counter to the operand
                                  end if:
                                  state <= fetch;
                           when ex jzero =>
                                  if (AC = x"0000") then
                                         PC <= operand;
                                  end if;
                                  state <= fetch;
                           when ex_and =>
                                  AC <= AC and mem_data; -- logical bitwise AND
                                  state <= fetch;
                           when ex_or =>
                                  AC <= AC or mem_data;
                                  state <= fetch;
                           when ex xor =>
                                  AC <= AC xor mem_data;
                                  state <= fetch;
                           when ex_shift =>
                                  AC <= AC shifted;
                                  state <= fetch;
```

```
when ex_addi =>
                                   -- sign extension
                                   AC <= AC + (IR(10) \& IR(10) \& IR(10) \&
                                   IR(10) & IR(10) & IR(10 downto 0));
                                   state <= fetch;
                            when ex_call =>
                                   for i in 0 to 8 loop
                                          PC_stack(i + 1) <= PC_stack(i);
                                   end loop;
                                   PC_stack(0) \le PC;
                                   PC
                                            <= operand;
                                            <= fetch;
                                   state
                            when ex_return =>
                                   for i in 0 to 8 loop
                                          PC_stack(i) <= PC_stack(i + 1);
                                   end loop;
                                            <= PC_stack(0);
                                   PC
                                            <= fetch;
                                   state
                            when ex_iload =>
                                   -- indirect addressing is handled in next_mem_addr
assignment.
                                   state
                                            <= ex load;
                            when ex_istore =>
                                            <= '1';
                                   MW
                                   state
                                            <= ex_istore2;
                            when ex_istore2 =>
                                   MW
                                           <= '0';
                                   state
                                            <= fetch;
                            when ex_in =>
                                   IO_CYCLE <= '1';
                                   state <= ex_in2;
                            when ex_in2 =>
                                   IO CYCLE <= '0';
                                   AC <= IO_DATA;
                                   state <= fetch;
```

```
when ex_out =>
                                    IO_CYCLE <= '1';
                                    state <= ex_out2;
                             when ex_out2 =>
                                    IO_CYCLE <= '0';
                                    state <= fetch;
                             when ex_loadi =>
                                    AC \leq (IR(10) & IR(10) & IR(10) &
                                    IR(10) & IR(10) & IR(10 downto 0));
                                    state <= fetch;
                             when others =>
                                    state <= init; -- if an invalid state is reached, reset
                      end case;
              end if;
       end process;
       dbg_FETCH <= '1' when state = fetch else '0';
       dbg_PC <= PC;</pre>
       dbg_AC \le AC;
       dbg_MA <= next_mem_addr;</pre>
       dbg_MD <= mem_data;</pre>
       dbg_IR <= IR;</pre>
end a;
```