## COMPUTER ARCHITECTURES

02LSEOQ, 02LSEOV – A.Y. 2022/23 LAB 05 – WINMIPS

- 1. Considering a MIPS architecture with the following characteristics:
  - Integer ALU: 1 clock cycle
  - Data memory: 1 clock cycle
  - FP arithmetic unit: pipelined, 2 clock cycles
  - FP multiplier unit: pipelined, 4 clock cycles
  - FP divider unit: not pipelined, 10 clock cycles

## Assume also:

- branch delay slot not enabled
- · data forwarding not enabled
- EXE stage could be completed also in out-of-order fashion

Given the codes provided, esteem the number of clock cycles needed for completion. Also, fill up the tables with the pipeline stages at each clock cycle (this is needed only for one iteration of the loop).

- 2. Repeat the entire process with a MIPS architecture with the following characteristics:
  - Integer ALU: 1 clock cycle
  - Data memory: 1 clock cycle
  - FP arithmetic unit: pipelined, 2 clock cycles
  - FP multiplier unit: pipelined, 8 clock cycles
  - FP divider unit: not pipelined, 10 clock cycles

The assumptions and the required task remain the same as above, except for the data forwarding which is enabled.

.data .double "30 values" V1: .double "30 values" V2: V3: .double "30 values" V5: .space 240 V6: .space 240 .text main: daddui r2,r0,0 daddui r1,r0,30 cycle: I.d f3,v1(r2) I.d f4,v2(r2) I.d f5,v3(r2) I.d f6,v4(r2)

comments	Clock cycles
r2 ← pointer	
r1 ← 30	
f3 ← v1[i]	
f4 ← v2[i]	
f5 ← v3[i]	
f6 ← v4[i]	

mul.d f3,f3,f4
mul.d f7,f5,f6
, ,
daddi r1,r1,-1
add.d f4,f3,f5
div.d f7,f7,f4
s.d f4,v5(r2)
s.d f7,v6(r2)
daddui r2,r2,8
bnez r1,cycle
halt

	f3 ← v1[i]*v2[i]
	f7 ← v3[i]*v4[i]
	r1 ← r1-1
	f4 ← v1[i]*v2[i] + v3[i]
	f7 ← v3[i]*v4[i] / f4
	v5[i] ← f4
	v6[i] ← f7
	r1 ← r1+8
total	

1.

<u> </u>		 	 	 	 						 	 	 	 	 			 	
daddui r2,r0,0																			
daddui r1,r0,30																			
1.d f3,v1(r2)																			
1.d f4,v2(r2)																			
1.d f5,v3(r2)																			
1.d f6,v4(r2)																			
mul.d f3,f3,f4																			
mul.d f7,f5,f6																			
daddi r1,r1,-1																			
add.d f4,f5,f3																			
div.d f7,f7,f4																			
s.d f4,v5(r2)																			
s.d f7,v6(r2)																			
daddui r2,r2,8																			
bnez r1,cycle																			
halt																			
					•	•	•	•	•	•			•	 	•	•	•	 	
daddui r2,r0,0																			
daddui r1,r0,30																			
1.d f3,v1(r2)																			
1.d f4,v2(r2)																			
1.d f5,v3(r2)																			
1.d f6,v4(r2)																			
mul.d f3,f3,f4																			
mul.d f7,f5,f6																			
daddi r1,r1,-1																			
add.d f4,f5,f3																			
div.d f7,f7,f4																		T	
s.d f4,v5(r2)																			
s.d f7,v6(r2)																		T	
daddui r2,r2,8																			
bnez r1,cycle																			
halt																			
	•														 	•			

2.																	
daddui r2,r0,0																	
daddui r1,r0,30																	
1.d f3,v1(r2)																	
1.d f4,v2(r2)																	
1.d f5,v3(r2)																	
1.d f6,v4(r2)																	
mul.d f3,f3,f4																	
mul.d f7,f5,f6																	
daddi r1,r1,-1																	
add.d f4,f5,f3																	
div.d f7,f7,f4																	
s.d f4,v5(r2)																	
s.d f7,v6(r2)																	
daddui r2,r2,8																	
bnez r1,cycle																	
halt																	