

# COMPUTER ARCHITECTURES

02LSEOQ, 02LSEOV – A.Y. 2022/23

## LAB 05 – WINMIPS

1. Considering a MIPS architecture with the following characteristics:

- Integer ALU: 1 clock cycle
- Data memory: 1 clock cycle
- FP arithmetic unit: pipelined, 2 clock cycles
- FP multiplier unit: pipelined, 4 clock cycles
- FP divider unit: not pipelined, 10 clock cycles

Assume also:

- branch delay slot not enabled
- data forwarding not enabled
- EXE stage could be completed also in out-of-order fashion

Given the codes provided, estimate the number of clock cycles needed for completion.

Also, fill up the tables with the pipeline stages at each clock cycle (this is needed only for one iteration of the loop).

2. Repeat the entire process with a MIPS architecture with the following characteristics:

- Integer ALU: 1 clock cycle
- Data memory: 1 clock cycle
- FP arithmetic unit: pipelined, 2 clock cycles
- FP multiplier unit: pipelined, 8 clock cycles
- FP divider unit: not pipelined, 10 clock cycles

The assumptions and the required task remain the same as above, except for the data forwarding which is enabled.

```
-----  
; ***** C *****  
; for (i = 0; i < 30; i++) {  
;     v5[i] = (v1[i]*v2[i]) + v3[i];  
;     v6[i] = (v3[i]*v4[i])/v5[i];  
; }  
; ***** MIPS64 *****
```

	comments	Clock cycles
.data		
V1: .double "30 values"		
V2: .double "30 values"		
V3: .double "30 values"		
...		
V5: .space 240		
V6: .space 240		
.text		
main: daddui r2,r0,0	r2 ← pointer	
daddui r1,r0,30	r1 ← 30	
cycle: l.d f3,v1(r2)	f3 ← v1[i]	
l.d f4,v2(r2)	f4 ← v2[i]	
l.d f5,v3(r2)	f5 ← v3[i]	
l.d f6,v4(r2)	f6 ← v4[i]	

total

total

1.

[illegible][illegible]

2.

[illegible]