Title Pages	Status	One line Summary	DEC1: Does the study identify the HPC approach (uC + ScC) as an enabler / accelerator to reduce today's system limitations?	DEC2: Which SoC design and properties does the study investigate / elaborate?	DEC3:Which software component properties / requirements are analyzed in the study?	DEC4: Which technologies, methodologies or frameworks are used to map software components to semicon- ductor design partitions?	DECS: Which are the key challenges in allocating software components to semiconductor design partitions?	DEC6: Which validation methods or case studies are presented to demonstrate the effectiveness of the proposed approach?	DEC7: Are any industry standards or best practices followed in the mapping process?	What are the benefits / targets of the proposed method?	The reason / criteria to use a microprocessor instead of a microcontroller
Company and Electricity Vision Stands Abunited 6 Other Assistance Speller, (ASA) on Heterogeneous Multi-our Enthaldood Platform	Completed	Hujung sahig ongés ala dada bing paja		19325 Spotter on COgs by Treas Instrument Riscorporates from types and a total of 12 processing cores	*The time distant multiprinsing contents on the *PDOTops* BROTSupp* in reporting the coloning in a BROTSupp* REPORT THE COLONING IN THE COLO	the costs. 5. Cognate MPM. Calculate the MPM for the graph 6. However, when cut are the TM submitted 6. However, when cut are the TM submitted 6. However, when connections and questions to believe, 7. Cognate design of an extreme control and applications to be submitted. 7. Cognate design of an extreme control and applications to be submitted. 7. Find states it scheduler Find states (schedule with the algorithm in Appendix		The against instead or and work time to the against years. The measurement of the against was compatible with the office calculation.		The agenthe guarantees the throughput constructed. The agenther can synchronize different tasks in each application.	Allowing Journalists (PMF (purelling provide sour of the ADAS). That because in the "White, the implementation of lorest lutures much provide
A Ruttine Manager integrated Emulation 8 Eminorment for Heterogeneous SvC Design with RISC V Cores	Completed	This paper presents a numine manager integrated emulation environment for heterogeneous Societies MRS GLV cores, suging lightnesign RBC-V cores to efficiently manage accelerators and improve application execution.	Yes	RISCA Cores and accelerators. A key properly investigated is the use of customized lightweight RISCA cores for managing accelerators. The paper explores the impact of this approach on runtime environment scalability and resource management.	efficient task scheduling, and minimizing overhead in managing accelerators.	compliation and justime framework for heterogeneous architectures. CEDR is used to manage the execution of applications on an emulation 500 with RISC-V cores and accelerators. The methodology involves using customized "listin" RISC-V cores that cacelerator management for educe the load on "big" corris that execute application tasks.	application tasks and accelerator management.	The evaluation uses applications from domains like radar, signs processing, and autonomess vehicles. The study compares the performance of different accelerator management strategies and scheduling heuristics.		fauter application execution. The study targets more efficient utilization of heterogeneous computing resources in SoCs.	Instead, it discusses using different types of RSC-V cores within a SoC: "big" cores to general purpose computing and "lattie" cores for dedicated accelerator management. The criteria for using "little" cores are to officad thread management from the "big" cores, clocking overhead and improving overall system performance.
The <u>Tuth St. 45-Holis II Accelerate folic.</u> Overview and a - 6 Functional Safety Prospective	Completed	The ZAEE A Mealingroof chromosph and Accordinates for Case coopyration for according on the Accordinates for Case becausing on hardbare-software co-design and functional safety, to cusing on hardbare-software co-design and functional safety, to case the Case of Case Magging according to computational intensity + At multi-lists.		(authoritomica vehicles and dinnes). Key propersise of the ZMM6 SOS (Include: Integration of an energy-efficient, scalabile-specision Al accolerator (SPA). Heterogeneous arichitecture with application processors, a DSP, a safety vision, and image signal processors. Focus on functional safety for safety-critical applications.	The sindy analyzes software basing by Almodal deployment and image processing on the Sic. Key requirements and proporties include: Extract complaint and optimization of CPNN. Support for fundames software co-design. Reciberce against fluids and adversarial attacks.	computing. Software tooling based on Apache TVM and a customized Linux operating system.	memory hierarchy design, and hardware-aware quantization. Balancing optimization objectives like computing efficiency, power consumption, and safety requirements. Efficiently deploying Al tasks on edge devices with limited resources.	The paper presents the ZaRMP project, which involves Development of a conjustice 80° patterns and econystems. Use cases from the mobility domain, specifically autonomous of university 50° depict action using LIAMPs participally autonomous driving 50° depict actions using LIAMPs participally applications. The conjustice of the participal present projects projects and projects of the projects projects of DNN visilience against faults and adversarial attacks.	The AUMHOR project follows the ISCANDEZ-2018 standard for the development of the image Signal Processory. Because the Control of the Control of the Control overages established tools and frameworks like Apache TVM, generator, and RSC-V.	The ALRAND project aims to develop in SCC justifices and composition for efficient A applications in the mobility domain. Benefits and trapets include: Exacility gowerful and energy-efficient Al processing for Facilitating for the energy efficient A processing for Facilitating flow the energy efficient A processing for Facilitating flow the contemporary expensions of Ensuring flow the contemporary expensions of Ensuring flow thouse software to callege for expension expensions of Providing cofficient software to contemporary expensions of High performance.	The paper does not explicitly discuss the choice between increprocessors and microcontrolless. Instead, if focuses on the design of a heterogeneous SiC+ with wireless processing enemerate, including JMM Contra-ARSAE applications processors. JDM, and IRSC-V cores within the AI The citatis for forwing these components as based on the need for high-performance computing, efficient AI acceleration, and functional safety in the Larget applications.
Naul Time Multi-Taxi ADIA Implementation co. 20 Nacconfigurable Metanogeneous MPSIC Accidentural	Company	Taking		Fix YOS McF, processor system-on-dry find programmals gets array (MPS-of-PPGs) platform		1 High-year and computationally interest parts to programmate large, programmate large, 2 Assigning the sensing each tay spreading opposition. 3 Assigning the sensing each tay special parts of the sensitive and partners are partners to the ARM, toward partners of the task each each each task the EAP. 3 That remainder of the task is executed within the PL. 3 That remainder of the task is executed within the PL. 4 The remainder of the task is executed within the PL. 5 The remainder of the task is executed within the PL. 5 The remainder of the task is executed by the PL. 7 The remainder of the task is executed by the PL. 7 The remainder of the task is executed by the PL. 7 The remainder of the					
A Furnescent In Place time Advanced again, atoms 4 to Multicone Partition in Prospective of AUTOSAR 4	Completed	Nagang.useg Desentionsy Manu	Yes	Date over freeingement com enconcentrate manufactures by pre-presentation, and their to the PMEPS did of between institute of the PMEPS did of between institute of the pre-presentation of the pre-pre-presentation of the pre-pre-presentation of the pre-pre-pre-pre-pre-pre-pre-pre-pre-pre-	2. Those runnables mapped to a specific task should have the same period as task and it is assuemed that execution time is less than WCET for each runnable and task 2. Tasks and runnables are strictly periodic and they are following fixed motific vehicular in Kirrichy periodic means it am	opportion les between the runsables. The dependencies are obtermined by the number of shared signals/interfleeces, (e.g. fe's is sending 4 signals via provider ports and Rt is receiving signals via required ports, on they share 4 signals.) 3. Allocation step 1. Allocation step 1. Allocation step 1. Allocation step 2. Allocation step 3. Allocation step 3. Allocation step 3. Allocation step 4. Allocation step 4. Allocation step 4. Allocation step 4. Allocation step 4. Allocation step 5. Allocation step 5	switching and deminated 1.4 contents extend hypotens when the CPU stops executing on 1.4 contents extend hypotens when the CPU stops executing on 1.4 contents execution accounts execution across better cores, 1.4 contents execution across better cores, 1.4 contents execution execution execution execution 2. Coverhead exists the exist of VI processing required for 1.4 contents exists on the content of VI processing required for 1.4 contents execution execution execution execution 2. Coverhead execution execution execution 2. Coverhead execution 2. Line as testing cost ECU, there is no execution groups and for 1.4 coverhead execution 2. A set of the CEU. A populmental disorders takes 2. A set of the CEU. A populmental disorders takes 2. A set of the CEU. A populmental disorders takes 3. A set of the CEU. A populmental disorders takes 3. A set of the CEU. A populmental disorders takes 3. A set of the CEU. A populmental disorders takes 4. A set of the CEU. A populmental disorders takes 3. A set of the CEU. A populmental disorders takes 4. A set of the CEU. A populmental disorders takes 3. A set of the CEU. A populmental disorders takes 4. A set of the CEU. A populmental disorders takes 3. A set of the CEU. A populmental disorders takes 4. A set of the CEU. A populmental disorders takes 4. A set of the CEU. A populmental disorders takes 4. A set of the CEU. A populmental disorders takes 5. A set of the CEU. A populmental disorders takes 5. A set of the CEU. A populmental disorders takes 5. A set of the CEU. A populmental disorders takes 6. A set of the CEU. A populmental disorders takes 6. A set of the CEU. A populmental disorders takes 7. A set of the CEU. A populmental disorders takes 7. A set of the CEU. A populmental disorders takes 8. A set of the CEU. A populmental disorders takes 8. A set of the CEU. A populmental disorders takes 9. A set of the CEU. A populmental disorders takes 9. A set of the CEU. A populmental disorders takes 9. A set of the CEU. A populmental disord	Method to evaluate the effectiveness: The TA tool ran for a certain amount of time with provided parameters of the tasks	Tool And PLATODIA specific testion used There and took heterogeneous multicore enconcretallar and tocking coses	This way which the paper ring endoses the swinted first of immoving date and provide enough appointment arounds assigned the immoving date and provide enough appointment arounds assigned the statements). It is because the statement of the state	o s
Hours to dudy of common to self chiefe case 1 Hours Time MARILL carring Deep Neural Instrument on an 12 MISSOL PERMAN INSTRUMENTS WITHOUT STREET Marchane Access ratios With Priparity Marchane Access ratios With Priparity	Completed Completed	No Initial This paper introduces a sharkness coftware co-enginged MFSICA THOM It amounts the real-time mells issuing in intelligent switches, enthuroug ASIAC capabilities by well-centry processing suchigin salars with content MY.	Yos Yos	on-Chip - Field Programmable Gata Array) architecture. Key properties include the integration of a hardware accelerate for real-time multi-learning models and the balance of parformance and energy efficiency.	The analy analysis a multi-framing homework for ARAS applications. Applications. Regular most include raise drives processing of multiple ARAS regular most include and analysis of multiple ARAS regular most asplications, and object instruction of an a single partition. This software components are dissipated to work in a hardware-distinance of which the analysis of the analysis	Hardware-Software Co-design:	processing for ADAS. ADAS processing services and district and except and confirmation and advanced and adv	The proposal framework is evaluated or the APO Store Niu NZ96 board. The evaluation resident made they processing of Prignary come. The evaluation resident made of the processing of Prignary come of Price and Spranches, analyzing factors the OPP primariance, power consumption, visioners of internation, and the americal.		The primary boundful is enhancing ADAS's stafely and error prevention capabilities in intelligent whicks. The method claims to addition the compactional and flementy. The compactional and the compactional and the compactional and compacting and compacting and compacting and compacting and compacting and efficient execution of multiple ADAS tasks on a larger bundless partners.	The pager focuse or using an HYBOL*, which integrates a microprocessor (in the processing system or PS) with programmeds legic PL. programmed size of PL. processing system or PS and the programmed size of PL. processing systems or processing which hypically exceeds the capabilities of microcontrollation.

Inclusion/Exclusion Documentation Rapid Review RunSoC

Track State dark a mises resource emangement à la imprimentation configurations con autonomous dischemes	Completed	The paper immission in Nacional addition and immission to management framework properties of heights at load orders the challenges of memory immissions and enterin predictable executions in automose methodical options by appreciating scheduling and reserving memory for pregner code.	The pages reportedly assisted in NIOSA ACI Rever for a representation ASS pages. The interpretation of the pages of the second pages of the second pages of the second pages of the second pages and the second pages and the second pages and the second pages and the second pages of the s	Key properties and requirements analyzed include: Memory footprint of software modules. The need for temperat data availability (code must be in memo when needed).	The paper does not focus on mapping software components to serriconductor design partitions (i.e., hardware implementation). Fy Instead, it proposes ResCue, a data-driven resource management framework to manage software components	mapping to semiconductor partitions.	The paper as act the different automoses defining software as a case study. The Re Duck Teamwork is implemented and evaluated on the MONOL ACCIDATE of the Conference of the	leveling system developed by Toyota, which is a well-regarded	The primary security is improved predictability in autonomous embodied systems. Specific tages because: Specific tages because: Executing temporal and adjusted data availability. Mostle quode disclarities. Mostle quode disclarities. Mostle quode disclarities. Improving response time.	The paper of event if provide an expert or comparison by patholization for using Procing procession are restroccreditation. The focus is on high-partinemance facts with multicose CPUs, the acceptance which have accessed to handle the comparison comparison and data processing destinate of camparison and data processing destinate in the comparison of the
Configuring ASIA Platforms for Automation 21 Applications to Sing Platforms for Sing Platforms	Clamplated	Opinisezanis shingly for given applications and playform models to "the determine a mapping of tracks to the cores of the platform."	The milit core patients was either the constitute whenhelds of PCP as a communication basichose. In the page, questionest were conducted on 14(g). Performance Compress (cashs with a page, questionest) were conducted on 14(g). Performances Compress (cashs with a 2-on one configured with 2-direct Noon Processor 2000/0 (10 cores, 2.40 CHz) and 1260 remote).	tasks A task is defined by the following components: 1. Core: If the task is pre-assigned to a core	has against inschedule height, the first pairs for general particulations, the manufacturation, the against selection of production of the control of the co	mather to explore profiles the mapping profiles success unique prices and profiles that the price and the price of the section of the prices of the prices of the prices of the prices of the profiles of the prices	setups PCIs and TSN using both realistic test cases and synthetic test cases. All experiments were conducted on a High Performance Computing cluster, with each node configured ith 2xintel Xeon Processor 2660v3	Applications to ACASI gystem	We have proposed an optimization strong that, given the application and patients modes, clearments an anapoling of tasks to the corner of the platform and a static schools of task to the corner of the platform and a static schools of task consideration, such that the tening contrastion are substituted on such that the tening contrastion are substituted.	
Design and writtestation of VCU System based on 7 to 2020/02	Completed	Alloce is inclined a shifty requirement is so positifi, horizone. No climents and althourse elements to synthise yetern architecture disagn.	A dual-core microcontroller		All safety critical programs should be executed in the lackstop core The lock stage cross primitived checker cross) popular independently in lesses; The miss all order cross should use the same legal data and execute the same program. All functional outputs of the main and check cores shall be compared cycle they cycle through the check compared			This paper providing guideline of howers allocate technical safet requirements to specific hardware elements		
Monotoning Framework to Support Wass4-Crtic-uilly 8 Applications on Multicore Platforms	Completed	This paper proposes a low overhead monthing or Yes transmood with 20 The support makes of credit policy policy and so malicious partners by advantage resource customs and ensuring the direct devalues.	hosting missed-critically applications. Also property is the challenge of ensuring isolation and predictability due to contention in shared resources like CPU, tax, and memory. The poper specifically mentions the Xiim Zynq UtraScale multicore SoC as a platform for their tramework instantiation.	Improving resource utilization for best-effert applications. Low monitoring overhead. Support for heterogeneous resources.	The paper proposes a modular monitoring framework and a Domania-Specific Engages (IDS.1) for originaring it. The DSR, helps in configuring gathern specific parameters. The framework uses to sevel bufferance and orthwane signosis (a.g., Performance Monitor Counters (PMCs) and Linux Tracepoints) for monitoring.	The paper primarily focuses on the challenges of motivating mised-critically appet classors on multicose platforms, rather than the challenges of mapping software to hardware partitions. Key challenges included a partition of the challenges of mapping software to hardware partitions. Resource contention leading to unpredictable, returning isolation and predictables, Balancing the needs of safety-critical and best affort applications. Monitoring overhead.	Zyng UltraScale multicore SoC running Linux.	The paper docent explicitly merrition specific industry standard for the "mapping process." However, it addresses the challenges of mixed-critically systems, which is a relevant concern in industry standards like AUTOSAR.	In the primary benefit is a low ochhand monitoring framework for missis-officeslippedications on multicope gatatoms. The three management is most to: Feature makelime applications meet deadlines. Improve resource utilization. Provide a flexible and configurable monitoring solution.	The paper focuses on multicore partforms and SDCs, which hypically include interoprocessors. It doesn't explicitly discuss the Choice between increprocessors and intercentrolless but emphases the need for platforms that can handle the complexity of mixed- critically applications and resource sharing.
As integrand to develope whether deep methodology 13 for significance and processing systems	Completed	The paper intendex as TRINCK, a during methodology centrolated in Signaregis calculum, paper, just resolution for the development and regimentation of organization systems on Sick., and paper intended to the system of the sick. As the second of the second of the second organization of the cyptimes also sit frough a DRI case study.	The fact is described as a betrageneous, embedded systems, contribution to color, fluxing immunificaction of the color and Prior Acceleration of the color and the color a	langua jerupinemetation of the Light praiging that flow (LWFF) American description of the Commission	hardware components within the context of their proposed SIMCH restandancing having hardware the appropriate SIMCH restandancing hardware the appropriate SIMCH restandancing source propriate restandancing source SIMCH restandancing SIMCH restandancing source SIMCH restandancing SIMCH restandancing SIMCH restandancing SIMCH restandancing SIMCH restandancing SIMCH restandancing SIMCH restandancing SIMCH restandancing SIMCH restandancing SIMCH restandancing SI	power communification complexes again flow structures onto file-current propage or complexes again flow structures onto file-current propage or complexes against the large structures. As a complex of current programming impaging and platforms. Havinging the districtly of design scales and districtly accomplexes.	optimization. Volution in review analysing system throughput, memory burganit, and power efficiency.	Eaton references and builds upon existing distribue-based dough methods and book.	Benefit us du Ingen d'ENCH ricolati. Circilidate poprimiration across different levels di productioni de la commissione across different levels di productioni della commissione della commissione della productioni della commissione della productione della proportioni productioni della productioni della trapioni generality and della productioni della trapioni generality and della productioni orizonare constitutationi della commissione della productioni orizonare constitutationi della commissione della commissione della productioni della comm	The agent of which and explicitly provides a companion or manatom for choosing a disropascene over a misorcondition. The factor is on fact, placehores, which in the simple part of the companion
Symthesis of an exempligations service for mission. 33 collected by the configuration service for mission. 33 collected by multi- core systems. An experience report	Completed	Task to core absoration with balans handing or cores. No	Activated meliticans options having argumenting processing	Citizality of the Lease. The lease are considered to the critical and non critical with two different priorities.	A state as assigned this primary can be the state of years, where are one secondaries for executing only in primary tasks. Lists, and the can be expended for executing only in primary tasks. Lists and the state of the state		Spear Tig. 9.2 Tree is "Chem in the following Tig. 9.2 Tree is "Chem in a the following Tig. 9.2 Tree is "Chem in	Not presented	The since is support and remarks the princise securious for the non-critical states more enough processing capacity for the non-critical states more enough processing capacity for the critical state typicalizing bodies states, which keep truck a processing capacity.	

A	Completed		Mar.	T	T	Table 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	A classification of the Control of t	7	T		1
Secure separation of shared caches in AMP-based 12 mixed criticality systems	Completed		Yes	The paper investigates 50C architectures that combine multiple operating systems (multi-OS) to customotive purposes. The 50C is described as an integrated circuit that combines all components of a computing platform or other electronic systems into a single chip.	The study analyzes software components in the context of Nieda Chicalogy Systems (MSC), where different software components with varying functional or non-functional requirements (e.g., for safety or socurity) are partitioned and combined onto a shared platform.	The core methodology used for mapping is based on a "suitable mapping is cheme in the intermediate address space of that asymmetric multiprocessing environment." This innovaleness using the Memory Management late (MMU) and translation tables (TI) to map physical address see formula address spaces and the second stage MMU enforces the assignment of resources to specific O.5-demains.	hardware components. This interference can lead to denial-of-	The effectiveness of the proposed memory mapping technique is evaluated through an empirical analysis of its separation capabilities. The method aims to mitigate interference on shared caches. The normalization method involves or position the effect.	The study maps the novel mapping method to security models commenly applied for mixed critically systems. Specifically, it refers to "Muttiple Independent Levels of Security (MILS)" as a well-known security model for high-assurance systems, particularly in aircraff, space, and defense purposes.		
				Key proporties elaborated include the use of multi-processor SoCs (PR-SC) where caches are often shared between multiple processor covers. The design forces on Anymentic Multiprocessing (APP) paradigm, which implies a troat spite of every resource in the poption, which implies a troat spite of every resource in the poption, which chirolies are considered and sociation of the main memory and hardware devices.	The software components are typically multiple operating syptems (mid-OS), which can be of offerent types, such as real-time OS, general-purpose OS, and mobile OS. Each OS multipliant is soon memory and physical devices, forming an independent OB-domain. A critical requirement analyzed is the secure separation of	The paper proposes a novel "Domain Block Memory Mapping" method to assign way-sets (WS) in the cache to GS-domains. This renthod introduces "Domain Blocks" (DBs), which are memory regions assigned to specified regions of way-sets in the LLC. These DBs are mapped to GS-domains using this second.	Another challenge lies in the implementation of the proposed mapping scheme, which requires careful consideration of system and architectural improvements. Specifically, the initialization of the second stage MPM must be completed before OS images or configuration files are loaded, and these images might be larger than the defined Domain Biocks.	are executed using specific memory access patterns designed to provoke interference or stanuation effects. An experimental setup is used to demonstrate the impact. A Pandaboard incorporating the Teas Instruments CMMP5 Sect., with the ARM CORE. Also processors, serves as the deliver. Serves as the deliver.	The MLS model incorporates properties such as data location, context of information flow, periods processing, and fault context of information flow, periods processing, and fault processing and process		
				The system configuration is static and set up during the boot phase, avoiding runtime reorganization or expansion of domains, to milenize the attack surface. The architecture considered uses memory mays for hardware accesses	Action in Experimental September 1 for affording and design functionality, especially to prevent interference and ensure reliability in safety-critical environments. The paper focuses on derilia-of-animal Colosi strates targeting the availability of system assets through exploitation of shared lass-level caches (LLC).	The system configuration, including MMU initialization and memory macoine, is statically defined and initialized during the		measure the proposed effects are implemented at the OS level. The outcome of the measurements is intended to show that Do attacks and starvation are possible, and that the proposed solution is effective.	S		
				(memory mapped I/O). The SoC structure includes CPU subsystems, a common shared bus (CSB), and memory subsystems.		boot phase in privileged hypervisor mode.	able to translate intermediate physical addresses				
Corrinal performance production of ATANA appartness 6 on embadded parallel artithectures	Completed	Performance prediction of mapping	Yes	Media Tega SI Antifection Tesas Intrimunes TOMs GIC	Earnel Books of Apporthen	This paper of and that allow mapping member It takes about a good stratego of performance production 1. Collectation of the real of companies production 2. Companies of the real of companies production of earnest 2. Companies of the real of the companies profiles of a lease 3. Prediction for consecutive Earnest 3. Prediction for consecutive Earnest 2. Predictions in contract products a stage or of confidence 2. Predictions in certain products a stage or of confidence 2. Productions in certain products a stage or of confidence 2. Productions certain products as stage or of confidence 2. Productions certain products as stage or of confidence 2. Productions certain products as stage or of confidence 2. Productions certain products as stage or of confidence 2. Productions certain products as stage or of confidence 2. Productions certain products as stage or of confidence 2. Productions certain products as stage or of confidence 2. Productions of the confidence 2. Production of the confidence 3. Production of the confidence 3	lovel is estimated yet	Use real inservement to company with the predicted result.	Use presenten direction application using algorithm uses. Natagram of refered gradients.	Target: boothy the last mapping method	
System-on-Chip based highly integrated powertrain 13	Completed	The paper proposes using SoCs to create a highly integrated	Voc	The study focuses on SoCs that integrate both processors and	The study probate colleges components in the context of	This paper did not talk about mapping method	One key challenge is efficiently utilizing the hardware's	The paper research a concept demonstrator for a highly	Yes, the paper emphasizes the importance of the AUTOSAR	The proposed method aims to reduce the number of ECUs in	The reper enables that for the Traction SCI I functionalities
control with for one generation Beach Vehicles. Harmsteining the points and head for the Vehicles. Harmsteining the points and head for the Vehicles for the Ve	Companies	penerrale control and the electric vehicles, combining ECU tunctions and enhancing control with complex models.		FPGAs. The key properties emphasized are their ability to provide high processing gower, parallelism, and versatile interfacing capabilities.	powertrain control units. Key properties and requirements include the need for real-time processing, handling complex control algorithms, managing communication between different vehicle systems, and	To address M model the following technologues used:	capabilities, particularly the parallelism of FPOAs, to meet real time requirement. Another challenge is onsuring safety and integrity, especially feathy-critical applications, which requires caneful consideration of both hardware and otherain mechanisms. The paper also mentions the complexity of integrating different software components and the need for tools and workflows the support this integration.	integrated powertrain control unit. This demonstrator integrates several functions, including traction control and terque distribution, onto a XVIII X Jying SoC. The effectiveness is demonstrated through the implementation	standard for softmare development, which promotes modularity, abstraction, and reusability. It also highlights the significance of the ISO-26262 standard for functional safety in automotive systems, discussing how the	modern exactic wholes. This induction leads decreased system complaint, lower energy consumption, and reduced development and material costs. The approximation, and reduced development and material material material material material material material material. The approximation integrates the functionality of several ECUs into a single, heighly integrated ECU (INCO), assign, heighly integrated ECU (INCO), as an application of motion which is self-in the capabilities of emerging hardware and software solutions.	involving a large amount of logic, state machines, diagnostics
Build real-time communication for hybrid dual-OS 10 system	Completed	This paper proposes a real-time RPC mechanism (RTRG-RPC) for hybrid multi-OS systems on SoCs, using techniques like SGI	r Yes	The paper doesn't delve into the detailed specifics of SoC design.	The study primarily analyzes the properties and requirements or inter-OS communication, specifically Remote Procedure Calls	This paper did not talk about mapping method	Again, the paper's focus is on inter-OS communication challenges, not the mapping to semiconductor partitions.	The proposed RTRG-RPC scheme is implemented and evaluate on a TrustZone-based hybrid multi-OS system called TZDKS.	d The paper mentions AUTOSAR (Automotive Open System Architecture) as an example of an industry specification that	communication in hybrid multi-OS systems.	The paper does not explicitly discuss the choice between microprocessors and microcontrollers.
		message transforming and priority-swapping to achieve time predictability and security.		It emphasizes the property of SoCs enabling the integration of	(RPCs) in hybrid multi-OS systems.	The paper focuses on the software architecture and communication mechanisms within a highly missil- GS system on an SGC, stater than the mapping of software components to semiconactor design particles. It utilizes ARM TrustZone as a hardware-based descritify extension to provide isolation between the RTGS and general-purpose GG (GPGS). It proposes a rest-time RPC scheme (RTRG-RPC) with michailems like SGI (Software Generated Interrupt) message trustrationing, interts thankle RPC senten (RTRG-RPC) with michailems like SGI (Software Generated Interrupt) message trustrationing, interts thankle RPC senten (RTRG-RPC) with michailems like SGI (Software Generated Interrupt) message trustrationing, interts thankle RPC senten (RTRG-RPC) with michailems like SGI (Software Generated Interrupt) message trustrationing, interts thankle RPC senten (RTRG-RPC) with michailems like SGI (Software Generated Interrupt) message trustrationing, interts thankle RPC senten (RTRG-RPC) with michailems like SGI (Software Generated Interrupt) message trustrationing interts and like RPC senten (RTRG-RPC) with michailems like SGI (Software Generated Interrupt) message trustrationing interts and RPC senten (RTRG-RPC) with michailems like SGI (Software Generated Interrupt) message trustrationing interts and RPC senten (RTRG-RPC) with michailems like SGI (Software Generated Interrupt) message trustrationing interts and RPC senten (RTRG-RPC) with michailems like SGI (Software Generated Interrupt) message trustration (RTRG-RPC) with michailems like SGI (Software Generated Interrupt) message trustration (RTRG-RPC) with michailems like SGI (Software Generated Interrupt) message trustration (RTRG-RPC) with michailems like SGI (Software Generated Interrupt) message trustration (RTRG-RPC) with michailems like SGI (Software Generated Interrupt) message trustration (RTRG-RPC) with michailems like SGI (Software Generated Interrupt) message trustration (RTRG-RPC) with michailems like SGI (Software Generated Interrupt) message trustration (RTRG-RPC) with	Key challenges related to communication include: Fravaring time efficiency and predictability in the presence of a non-real-time OPOS. Balancing the need for security with the need for efficient communication.	Performance evaluations are conducted to demonstrate RTRG- PRC's ability to achieve real time product ability coduce priority	promotes ECU consolidation. While not a direct "managing processe" standard, N ITOSAR	This is crucialitier consortisating multiple domains in automotival-valenchoid systems, leading to refucied cost, space, weight, heat generation, and power consumption.	Instabal, if focuses on the use of 60ct, which can include microprocessors, both bytherid must 05 Systems. The discussion is more about the seed for a platform capable of supporting the complexity of naming multiple 05s and providing hardware-based solution (like TrustZose).
Adaptive Vehicle Detection for Real-time 6 Autonomous Driving System	Completed	Not relevant Designing a partial reconfiguration controller to accelerate the reconfiguration process on Zyng SoC for real-time vehicle and	No	ZynqSoC		swapping to manage communication.					
E/E Architecture Synthesis: Challenges and 26	Open	pedestrian detection									
Technologies (manually added) Portable implementations for heterogeneous hardware platforms in autonomous driving systems	Open										
CDD-AFF Production, Polytomate Programming of 10 Comain-Specific Embedded Systems	Completed	This apper introduces an AP-3 stated programming most for the CDER stramments, in proper productivity and performance is in developing applications for Domain-Specific Bystem on Chips (DSSOCs).	Yes	The study focusis on Domain-Specific System on Chipse (1985). These 5950Cs are historycenecy, integrating a rich set of concentrations to entire performance. The key proporty emphasized is the ability of DSSOCs to increase prosecutions to the continuous concentration of continuous concentrations of continuous contin	The study analyses the properties and experiments of software software control of the properties of the software Key requirements include: Support for multiple cours for consist and infertiesve applications. Excited well-station of compute resources in a dynamic way. Hardware application of compute resources in a dynamic way. Hardware application of compute resources in a dynamic way. The needfor intelligent number systems to architects and schoolable resources.	The paper introduces CCCV, all none-nounts, unified compliation and unified marriers from Endon Section 2. CECR all none for excellent paper and excellent paper and excellent paper and excellent paper proposes an APP-based programming methodology to improve productivity and expressioners.	The pasts Counter on this challenges of pregnamming and unbling histonego-enco comparing systems of the cively. Key challenges in chade: Key challenges in chade: The difficulty of programming betroegeneous systems, lattifications caused by variation resource contention. The need for software advances from that are appoint to the underlying bandware. Limitations of DMA-based representations for capturing control flow.	The Lindy quantities the proposed AFF States CERN large gains when deposition from the domains of each grocerosing, communications systems, and autonomous whickes. Depositioness was contacted to AFF STATES and AFF STATES and AFF AFF AFF AFF AFF AFF AFF AFF AFF AF	The paper described princing reports injective placeture. The first imaging reports in the way of hardware particular, However, It erephasises the need for hardware approximate performing placetures, which align with the general principle of portability and abstraction is software engineering.	The primary benefit is improved preductivity in developing applications to IDSDOC. Application	The paper does not explicitly discuss the Chrice between interproposates and incremonates. Internal, it focuses on the use of DSDCCs, which integrate various processing internat (sinchiagi microposcessors and accelerators), to handle complex computing tasks.
A flexible software framework for dynamic task 12 allocation on MPSoCs evaluated in automotive context	Completed	First Come - First Serve Mapping considering priority of tasks	Yes	Heterogeneous Multiprocessor System-on-Chip: it consists an ARM processor and multiple Microbiazes	Functional Unit: Tasks. Each task should have its unique id, the respective priority and	Dynamic mapping 1. First-come-first-serve algorithm	This approach (priority algorithm) is really application specific. Need to have really careful designs according to the application requirements	Evaluation method: empiric time measurement for a simulated car-collision situation	The paper uses a car-collision analysis algorithm as an example	Dynamic mapping allows adding, moving and removing tasks at runtime	Due to the rising demands for a large number of various applications, the trend towards integration of Multiprocessor Systems-on-Chip (MPSoCs) in embedded systems increases
					the data container. *The proporty of the data container is task specific. Need to be defined according to the focus of application	The new tasks are distributed to already engaged cores Other cores are activated when a defined threshhold lead mark seached If a core undercuts a minimal load load_min, the tasks on this core are distributed to other cores.					In recent times, Networks-on-Chip (NoCs) arise as the most promising communication infrastructure for MPSoCs with a high number of heterogeneous processing elements (PEs)
						2. Priority algorithm Prioritation: Define the priorities of tasks in an application. This process could be selective and subjective, (e.g., when car collision algorithm, the region in front of the host car has the highest priority.) 2. Task allocation: Each task container consists of an unique lid, the respective priority and data container. 3. Data transmission: data of each individual task container: selective transmission of the order of data.					
						ones by aluminate over their most in the retire to sug- picket. 4. Data processing on Microbiaze: Each microbiaze contains the same softwiew. 1. The maintrum number of tasks numning on each microbiaze is configurable. 2. A fluction selects unprocessed tasks a coording to their prisintly. 3. If the tasks have the same priority, they are exectued according to the order the animes.					
Why Comparing System-Level MPSoC Mapping 8 Approaches is Difficult: A Case Study	Completed	Comparing execution time of two frameworks	Yes	Texas instrument's keystone li	At the application level, programs are described using the RPN model 1. Node: applications are partitioned into different processes, which encapsulate the different parts of the computation	A Hithon olderstation of the task detects critical information is a Several mapping algorithms are employed: Genetic stenrithm Groun-based manning load halancer		The framework Sesame includes performance evaluation part, uses vorious benchmarks to indicate the performance of different mapping methods		Densitic algorithms found better mappings than heuristic based ones, with a relative performance ranging from 1+ to 5 At the same time, there are two extreme cases where the heuristic- based algorithm of BMO desperimes genetic algorithms. Comparing the computation time, the genetic algorithms take significantly more time to produce the mapping, ranging from 0	
					Edges: In the KPN model the data exchanging among the processes are abstracted by defining communication channels between processes that act as unbounded FIFO buffers					significantly more time to produce the mapping, ranging from 0 to 2 orders of magnitude in the examples considered.	