Query						
			(o.c. y			
# Opc	ode	Symbol	Description			
0		QRY	Unconditional query			
1		FRK	Fork			
2		QNZ ARG	Query if argument not zero			
3		QNZ *ST	Query if value at ST not zero			
4		QNZ *HE	Query if value at HE not zero			
5		QNZ *(ST+PO)	Query if value at ST+PO not zero			
6		QNZ LI	Query if register is not zero			
7		QNZ SQ	Query if register is not zero			
8		QNZ RE	Query if register is not zero			
9		QNZ TR	Query if register is not zero			
10		QNZ CI	Query if register is not zero			
11		QNZ PE	Query if register is not zero			
12		QNZ HE	Query if register is not zero			
13		QNZ ST	Query if register is not zero			
14		QNZ EL	Query if register is not zero			
15		QNZ PO	Query if register is not zero			
16		QZ ARG	Query if argument zero			
17		QZ *ST	Query if value at ST zero			
18		QZ *HE	Query if value at HE zero			
19		QNZ *(ST+PO)	Query if value at ST+PO zero			
20		QZ LI	Query if register is zero			
21		QZ SQ	Query if register is zero			
22		QZ RE	Query if register is zero			
23		QZ TR	Query if register is zero			
24		QZ CI	Query if register is zero			
25		QZ PE	Query if register is zero			
26		QZ HE	Query if register is zero			
27		QZ ST	Query if register is zero			
28		QZ EL	Query if register is zero			
29		QZ PO	Query if register is zero			
30		QB UB0	If bit is set			
31		QB UB1	If bit is set			
32		QB UB2	If bit is set			
33		QB UB3	If bit is set			
34		QB TO0	If bit is set			
35		QB TO1	If bit is set			
36		QB TO2	If bit is set			
37		QB TO3	If bit is set			
38		QB CB	If bit is set			
39		QB IQ	If bit is set			
40		QB reserved	If bit is set			
41		QB reserved	If bit is set			
42		QNB UB0	If bit is cleared			
43		QNB UB1	If bit is cleared			
44		QNB UB2	If bit is cleared			

45	QNB UB3	If bit is cleared
46	QNB TO0	If bit is cleared
47	QNB TO1	If bit is cleared
48	QNB TO2	If bit is cleared
49	QNB TO3	If bit is cleared
50	QNB CB	If bit is cleared
51	QNB IQ	If bit is cleared
52	QNB reserved	If bit is cleared
53	QNB reserved	If bit is cleared
54	QEQ LI	Query if ARG==LI (ALU)
55	QGT LI	Query if ARG>LI (ALU)
56	QLT LI	Query if ARG <li (alu)<="" td="">
57	QNN	Query negative number (ALU)
58	QFEQ LI	Query if ARG==LI (FPU)
59	QFGT LI	Query if ARG>LI (FPU)
60	QFLT LI	Query if ARG <li (fpu)<="" td="">
61	QFNAN	Query if ARG is not a number
62	QFINF	Query if ARG is infinity
63	 QIF	Query if secondary branch

	0	peration		
Opcode	Symbol	Description		# Opcode
Оросис	ADD	Addition		0
	ADC	Addition with carry		1
	SUB	Subtraction		2
	SBB	Subtraction with borrow		3
	MUL	ARG = low(A*B)		4
	MULH	ARG = Iow(A*B), PE = high(A*B)	_	5
	DIV	Integer division		6
	MOD	Integer modulo		7
	AND	Bitwise AND		8
	OR	Bitwise OR	-	9
	XOR	Bitwise XOR	\dashv $\boldsymbol{\Delta}$	10
	NOT	Bitwise NOT		11
	LAND	Logical AND		12
	LOR	Logical OR	_	13
	LXOR	Logical XOR	┨ _	14
	LNOT	Logical NOT	\dashv	15
	RL	Rotate left (with carry)	\dashv	16
	RR	Rotate right		17
	SL	Shift left (no carry)		18
	SR	Shift right		19
	UMIN	Return minimum - unsigned		20
	UMAX	Return maximum - unsigned		21
	SMIN	Return minimum - signed		22
	SMAX	Return maximum - signed		23
		undefined		24
		undefined		25
		undefined		26
		undefined		27
		undefined		28
		undefined		29
		undefined		30
		undefined		31
	FADD			32
	FSUB			33
	FMUL			34
	FDIV			35
	FSQR			36
	FSQRT			37
	FPOW			38
	FROOT			39
	FSIN			40
	FCOS			41
	FTAN			42
	FLOG2			43
	FLOG10			44
1				<u> </u>

FLN	
FABS	
FTOINT	
FFROMINT	
FMIN	
FMAX	
FFRAC	
	undefined

P U

45	
46	
47	
48	
49	
50	
51	
52	
53	
54	
55	
56	
57	
58	
59	
60	
61	
62	
63	
64	
65	
66	
67	
68	
69	
70	
71	
72	
73	
74	
75	
76	
77	
78	
79	
80	
81	
82	
83	
84	
85	
86	
87	
88	
89	
90	
91 92	
93	
93	
34	

95	
96	
97	
98	
99	
100	
101	
102	
103	
104	
105	
106	
107	
108	
109	
110	
111	
112	
113	
114	
115	
116	
117	
118	
119	
120	
121	
122	
123	
124	
125	
126	
127	

Retur

Passtrough action			
Symbol	Description		
MOV ARG, LI	Register > ARG		
MOV ARG, SQ	Register > ARG		
MOV ARG, RE	Register > ARG		
MOV ARG, TR	Register > ARG		
MOV ARG, CI	Register > ARG		
MOV ARG, PE	Register > ARG		
MOV ARG, HE	Register > ARG		
MOV ARG, ST	Register > ARG		
MOV ARG, EL	Register > ARG		
MOV ARG, PO	Register > ARG		
MOV ARG, IC	Register > ARG		
MOV ARG, IB	Register > ARG		
MOV ARG, SW	Register > ARG		
MOV ARG, BS	Register > ARG		
MOV ARG, SI	Register > ARG		
MOV ARG, SA	Register > ARG		
MOV ARG, TC	Register > ARG		
MOV ARG, TV0	Register > ARG		
MOV ARG, TV1	Register > ARG		
MOV ARG, TV2	Register > ARG		
MOV ARG, TV3	Register > ARG		
MOV ARG, TF0	Register > ARG		
MOV ARG, TF1	Register > ARG		
MOV ARG, TF2	Register > ARG		
MOV ARG, TF3	Register > ARG		
MOV LI, ARG	ARG > Register		
MOV SQ, ARG	ARG > Register		
MOV RE, ARG	ARG > Register		
MOV TR, ARG	ARG > Register		
MOV CI, ARG	ARG > Register		
MOV PE, ARG	ARG > Register		
MOV HE, ARG	ARG > Register		
MOV ST, ARG	ARG > Register		
MOV EL, ARG	ARG > Register		
MOV PO, ARG	ARG > Register		
MOV IC, ARG	ARG > Register		
MOV IB, ARG	ARG > Register		
MOV SW, ARG	ARG > Register		
MOV BS, ARG	ARG > Register		
MOV SI, ARG	ARG > Register		
MOV SA, ARG	ARG > Register		
MOV TC, ARG	ARG > Register		
MOV TVO, ARG	ARG > Register		
MOV TV1, ARG	ARG > Register		
MOV TV2, ARG	ARG > Register		
_ · · · · =, · · · · •	0		

	Opcode
0	RET LI
1	RET SQ
2	RET RE
3	RET TR
4	RET CI
5	RET PE
6	RET HE
	RET ST
	RET EL
	RET PO
	RET IC
	RET IB
	RET SW
	RET BS
	RET SI
	RET SA
	RET TC
	RET TV0
	RET TV1
	RET TV2
	RET TV3
	RET TF0
	RET TF1
	RET TF2
	RET TF3
	RET *ST
	RET *HE
	RET *(ST+LI)
	RET *(ST+SQ)
	RET *(ST+RE)
30	RET *(ST+TR)
31	, ,
32	. ,
	RET *(ST+HE)
	RET *(ST+ST)
35	, ,
36	, ,
37	, ,
	RET *(HE+SQ)
39	RET *(HE+RE)
40	RET *(HE+TR)
41	
42	, ,
43	RET *(HE+HE)
44	RET *(HE+HE)

MOV TV3, ARG	ARG > Register	45 RET *(HE+EL)
MOV TF0, ARG	ARG > Register	46 RET *(HE+PO)
MOV TF1, ARG	ARG > Register	47 RET16 *ST
MOV TF2, ARG	ARG > Register	48 RET16 *HE
MOV TF3, ARG	ARG > Register	49 RET16 *(ST+LI)
MOV ARG, *ST	Program+data memory, 32b	50 RET16 *(ST+SQ)
MOV *ST, ARG	Program+data memory, 32b	51 RET16 *(ST+RE)
MOV16 ARG, *ST	Program+data memory, 16b	52 RET16 *(ST+TR)
MOV16 *ST, ARG	Program+data memory, 16b	53 RET16 *(ST+CI)
MOV8 ARG, *ST	Program+data memory, 8b	54 RET16 *(ST+PE)
MOV8 *ST, ARG	Program+data memory, 8b	55 RET16 *(ST+HE)
MOV ARG, *HE	IO Interface 16b	56 RET16 *(ST+ST)
MOV *HE, ARG	IO Interface 16b	57 RET16 *(ST+EL)
MOV8 ARG, *HE	IO Interface 8b	58 RET16 *(ST+PO)
MOV8 *HE, ARG	IO inteface 8b	59 RET16 *(HE+LI)
MOV ARG, *(ST+PO)	Program+data memory, 32b	60 RET16 *(HE+SQ)
MOV *(ST+PO), ARG	Program+data memory, 32b	61 RET16 *(HE+RE)
MOV16 ARG, *(ST+PO)	Program+data memory, 16b	62 RET16 *(HE+TR)
MOV16 *(ST+PO), ARG	Program+data memory, 16b	63 RET16 *(HE+CI)
MOV8 ARG, *(ST+PO)	Program+data memory, 8b	64 RET16 *(HE+PE)
MOV8 *(ST+PO), ARG	Program+data memory, 8b	65 RET16 *(HE+HE)
MOV ARG, *(HE+PO)	IO Interface 16b	66 RET16 *(HE+HE)
MOV *(HE+PO), ARG	IO Interface 16b	67 RET16 *(HE+EL)
MOV8 ARG, *(HE+PO)	IO Interface 8b	68 RET16 *(HE+PO)
MOV8 *(HE+PO), ARG	IO inteface 8b	69 RET8 *ST
PUSH ARG	Push value from register to stack	70 RET8 *HE
PUSH SW	Push value from register to stack	71 RET8 *(ST+LI)
PUSH LI	Push value from register to stack	72 RET8 *(ST+SQ)
PUSH SQ	Push value from register to stack	73 RET8 *(ST+RE)
PUSH RE	Push value from register to stack	74 RET8 *(ST+TR)
PUSH TR	Push value from register to stack	75 RET8 *(ST+CI)
PUSH CI	Push value from register to stack	76 RET8 *(ST+PE)
PUSH EL	Push value from register to stack	77 RET8 *(ST+HE)
PUSH HE	Push value from register to stack	78 RET8 *(ST+ST)
PUSH ST	Push value from register to stack	79 RET8 *(ST+EL)
PUSH PE	Push value from register to stack	80 RET8 *(ST+PO)
PUSH PO	Push value from register to stack	81 RET8 *(HE+LI)
PUSH *ST	Push value at memory address ST	82 RET8 *(HE+SQ)
POP ARG	Pop value from stack to register	83 RET8 *(HE+RE)
POP SW	Pop value from stack to register	84 RET8 *(HE+TR)
POP LI	Pop value from stack to register	85 RET8 *(HE+CI)
POP SQ	Pop value from stack to register	86 RET8 *(HE+PE)
POP RE	Pop value from stack to register	87 RET8 *(HE+HE)
POP TR	Pop value from stack to register	88 RET8 *(HE+HE)
POP CI	Pop value from stack to register	89 RET8 *(HE+EL)
POP EL	Pop value from stack to register	90 RET8 *(HE+PO)
POP HE	Pop value from stack to register	91
POP ST	Pop value from stack to register	92
POP EL	Pop value from stack to register	93
POP PE	Pop value from stack to register	94
	<u> </u>	

POP *ST	Pop value from stack to memory	95
INC ARG	Increment register	96
INC LI	Increment register	97
INC SQ	Increment register	98
INC HE	Increment register	99
INC ST	Increment register	100
INC PE	Increment register	101
INC PO	Increment register	102
DEC ARG	Decrement register	103
DEC LI	Decrement register	104
DEC SQ	Decrement register	105
DEC HE	Decrement register	106
DEC ST	Decrement register	107
DEC PE	Decrement register	108
DEC PO	Decrement register	109
		110
		111
		112
SETB UBO	Set user bit 0	113
SETB UB1	Set user bit 1	114
SETB UB2	Set user bit 2	115
SETB UB3	Set user bit 3	116
SETB IE	Set bit Interrupt Enable	117
SETB IP	Set bit interrupt Protect	118
SETB CB	Set bit Carry/Borrow	119
CLR UB0	Clear user bit 0	120
CLR UB1	Clear user bit 1	121
CLR UB2	Clear user bit 2	122
CLR UB3	Clear user bit 3	123
CLR IE	Clear Interrupt Enable	124
CLR IP	Clear Interrupt Protect	125
CLR CB	Clear bit Carry/borrow	126
RETI		127
		128

'n.

Symbol Description

Registers

R/W

SQ - square LI - line RE - rectangle TR - triangle CI - circle PE - pentagon

HE - hexagon ST - star

EL - ellipse

PO - polygon

IC

IB SW

SI

SA

TV0...3

TF0...3

UB0...3

TO0...3

TR0...3

IQ CB

SB

bits

user bits timer overflow timer run interrupts queued carry borrow sign bit