

# CH1116

# 132 X 64 Dot Matrix OLED/PLED Segment/Common Driver with Controller

#### **Features**

- Support maximum 132 X 64 dot matrix panel
- Embedded 132 X 64 bits SRAM
- Operating voltage:
  - Logic voltage supply: VDD1 = 1.65V 3.5V
  - DC-DC voltage supply: VDD2 = 2.2V 4.7V
  - OLED Operating voltage supply:
     External VPP supply = 6.4V 14.0V
     Internal VPP generator = 6.4V 10.0V
- Typical segment output current: 300µA
- Maximum segment output current: 500µA
- Typical common sink current: 40mA
- Maximum common sink current: 66mA
- 8-bit 6800-series parallel interface, 8-bit 8080-series parallel interface, 3-wire & 4-wire serial peripheral interface, 400KHz fast I<sup>2</sup>C bus interface
- Programmable frame frequency and multiplexing ratio
- Continuous horizontal scroll
- Single screen horizontal scroll


- Internal or external IREF selection
- Row non-overlap
- Breathing Display Effect
- Row re-mapping and column re-mapping (ADC)
- Vertical scrolling
- On-chip oscillator
- Programmable Internal charge pump circuit output
- 256-step contrast control on monochrome passive OLED panel
- Adaptive Power Save
- Low power consumption
- Sleep mode: <5μA
  - VDD1=0V, VDD2=2.2V 4.7V: <5μA
- VDD1,2=0V, VPP=6.4V –14.0V: <5μA
- Wide range of operating temperatures: -40 to +85°C
- Available in COG form, thickness: 300µm

# **General Description**

CH1116 is a single-chip CMOS OLED/PLED driver with controller for organic/polymer light emitting diode dot-matrix graphic display system. CH1116 consists of 132 segments, 64 commons that can support a maximum display resolution of 132 X 64. It is designed for Common Cathode type OLED panel.

CH1116 embeds with contrast control, display RAM oscillator and efficient DC-DC converter, which reduces the number of external components and power consumption. CH1116 is suitable for a wide range of compact portable applications, such as sub-display of mobile phone, calculator and MP3 player, etc.

# **Block Diagram**



# **Pad Description**

# Power Supply

Symbol	I/O	Description						
VDD1	Supply	Power supply input: 1.65 - 3.5V						
VDD2	Supply	2.2 – 4.7V power supply pad for Power supply for charge pump circuit.						
	- Cupp.y	This pin should be disconnected when VPP is supplied externally						
Vss	Supply	Ground.						
VsL	Supply	This is a segment voltage reference pad.						
VOL	Supply	This pad should be connected to Vss externally.						
VcL	Supply	This is a common voltage reference pad.						
VCL	Supply	This pad should be connected to Vss externally.						

# **OLED Driver Supplies**

Symbol	I/O	Description
lref	0	This is a segment current reference pad. A resistor should be connected between this pad and Vss. Set the current at 18.75µA.
Vсомн	0	This is a pad for the voltage output high level for common signals.  A capacitor should be connected between this pad and Vss.
VBREF	NC	This is an internal voltage reference pad for booster circuit.  Keep floating.
VPP	Р	OLED panel power supply. Generated by internal charge pump.  Connect to capacitor. It could be supplied externally.
C1N,	Р	Connect to charge pump capacitor.
C1P		These pins are not used and should be disconnected when Vpp is supplied externally.
C2P,	Р	Connect to charge pump capacitor.
C2N		These pins are not used and should be disconnected when Vpp is supplied externally.

# **System Bus Connection Pads**

Symbol	I/O		Description							
		This pad	is the system	clock input. W	hen internal c	lock is enabled,	this pad shou	ıld be		
CL	I/O	Left oper	n. The internal	clock is output	t from this pad	. When internal	oscillator is d	isabled, this pad		
		receives	eceives display clock signal from external clock source.							
		This is th	This is the internal clock enable pad.							
CLS			H": Internal osc				4			
0_0					, ,	uires external ir				
		When Cl	_S = "L", an ex	ternal clock so	urce must be o	connected to the	e CL pad for n	ormal operation.		
		These ar	re the MPU int	erface mode s	elect pads.					
IMO			8080	I <sup>2</sup> C	6800	4-wire SPI	3-wire SPI			
IM1	I	IM0	0	0	0	0	1			
IM2		IM1	1	1	0	0	0			
		IM2	1	0	1	0	0			
		This nad	is the chin sel	ect input Whe	on CS = "I " tl	nen the chip se	lect hecomes	active		
CS	I	-	/command I/O		,, OO - L , W	ich the chip se	CCt DCCOITICS	active,		
RES	ı	This is a	This is a reset signal input pad. When RES is set to "L", the settings are initialized. The reset							
		operation	operation is performed by the RES signal level.							
		This is the	ne Data/Comm	and control pa	d that determi	ines whether the	e data bits are	e data or a		
		command:								
A0	I	10000	the inputs at	voluniosis. Volun	100.	-				
				*U	<b>*</b>	ne command re				
			4000		40 to distinguis	sh the different	address of OI	_ED driver.		
		8 88 88 87	MPU interface	411	is is active LO	M. This pad so	nnocts to the	8080 MPU WR		
$\overline{WR}$		. VIIIA	AIII V			sing edge of the		OOO WIT O WIX		
(R/W)						ad/write control si		ninal.		
	#	When R	/W = "H": Rea	ad.						
		YESTED.	/W = "L": Wri							
		410	MPU interface					<del></del>		
								to the RD signal		
RD	₩ı		of the 8080 series MPU, and the data bus is in an output status when this signal is "L".  When connected to a 6800 series MPU, this is active HIGH. This is used as an enable clock							
(E)		input of the 6800 series MPU.								
	4	When RD = "H": Enable.								
			) = "L": Disable				10.1%			
D								d MPU data bus.		
D0 - D7	I/O							id (SCL) and D1		
(SCL) (SI/SDA)	I I/O				•	e, D2 to D7 are	•			
(OllODA)	"					as the serial clo				
		serves a	o u ie oei iai ûa	ia iriput pau (S	אטאון. אנ נוווא נו	וווו <del>כ</del> , טב נט טוו מ	ii e set to nign	impedance.		


# **OLED Drive Pads**

Symbol	I/O	Description
COM0,2, - 60, 62	0	These pads are even Common signal output for OLED display.
COM1,3 - 61,63	0	These pads are odd Common signal output for OLED display.
SEG0 - 131	0	These pads are Segment signal output for OLED display.

# **Test Pads**

Symbol	I/O	Description
TEST1-3	I	Test pad, internal pull low, no connection for user.
Dummy	-	These pads are not used. Keep floating.

# **Pad Configuration**





# **Chip Outline Dimensions**

	A A	totaly wholes	
Item	Pad No.	Size	(µm)
		x	Y
Chip boundary	<b>4</b> - <b>4</b> -	5 <mark>076</mark>	814
Chip height	All pads	3	00
	I/O	40	80
Bump size	SEG	15	110
Bullip Size	СОМ	15	110
	COM	110	15
Pad pitch	COM	3	30
	SEG	30	).75
	1/0	ļ	55
Bump height	All pads	9	±2

# **Alignment Mark Location**

NO	X	Y							
ALK_L	-2470	-348							
ALK_R	2470	-348							





Pad L	ocation (	Total: 2	266 pad	ls)										ur	nit: µm
Pad No.	Designation	Х	Υ	Pad No.	Designation	Х	Υ	Pad No.	Designation	Х	Υ	Pad No.	Designation	Х	Y
1	COM53	-2287.62	-329	69	VCOMH	1721.81	-299.95	137	SEG30	1122.38	329	205	SEG98	-1030.12	329
2	COM55	-2257.62	-329	70	VCOMH	1776.81	-299.95	138	SEG31	1091.63	329	206	SEG99	-1060.87	329
3	COM57	-2227.62	-329	71	VPP	1831.81	-299.95	139	SEG32	1060.88	329	207	SEG100	-1091.62	329
4	COM59	-2197.62	-329	72	VPP	1886.81	-299.95	140	SEG33	1030.13	329	208	SEG101	-1122.37	329
5	COM61	-2167.62	-329	73	COM62	2137.62	-329	141	SEG34	999.38	329	209	SEG102	-1153.12	329
7	COM63 C21N	-2137.62 -1688.19	-329 -299.95	74 75	COM60 COM58	2167.62 2197.62	-329 -329	142 143	SEG35 SEG36	968.63 937.88	329 329	210 211	SEG103 SEG104	-1183.87 -1214.62	329 329
8	C21N	-1633.19	-299.95	76	COM56	2227.62	-329	144	SEG37	907.13	329	212	SEG105	-1245.37	329
9	C21N	-1578.19	-299.95	77	COM54	2257.62	-329	145	SEG38	876.38	329	213	SEG106	-1276.12	329
10	C21N	-1523.19	-299.95	78	COM52	2287.62	-329	146	SEG39	845.63	329	214	SEG107	-1306.87	329
11	C21P	-1468.19	-299.95	79	COM50	2460	-285	147	SEG40	814.88	329	215	SEG108	-1337.62	329
12	C21P	-1413.19	-299.95	80	COM48	2460	-255	148	SEG41	784.13	329	216	SEG109	-1368.37	329
13	C21P	-1358.19	-299.95	81	COM46	2460	-225	149	SEG42	753.38	329	217	SEG110	-1399.12	329
14 15	C21P C22P	-1303.19 -1248.19	-299.95 -299.95	82 83	COM44 COM42	2460 2460	-195 -165	150 151	SEG43 SEG44	722.63 691.88	329 329	218 219	SEG111 SEG112	-1429.87 -1460.62	329 329
16	C22P	-1193.19	-299.95	84	COM40	2460	-135	152	SEG45	661.13	329	220	SEG113	-1491.37	329
17	C22P	-1138.19	-299.95	85	COM38	2460	-105	153	SEG46	630.38	329	221	SEG114	-1522.12	329
18	C22P	-1083.19	-299.95	86	COM36	2460	-75	154	SEG47	599.63	329	222	SEG115	-1552.87	329
19	C22N	-1028.19	-299.95	87	COM34	2460	-45	155	SEG48	568.88	329	223	SEG116	-1583.62	329
20	C22N	-973.19	-299.95	88	COM32	2460	-15	156	SEG49	538.13	329	224	SEG117	-1614.37	329
21	C22N	-918.19	-299.95	89	COM30	2460	15	157	SEG50	507.38	329	225	SEG118	-1645.12 -1675.87	329
23	C22N VDD2	-863.19 -808.19	-299.95 -299.95	90 91	COM28 COM26	2460 2460	45 75	158 159	SEG51 SEG52	476.63 445.88	329 329	226	SEG119 SEG120	-16/5.87	<b>32</b> 9 329
24	VDD2 VDD2	-753.19	-299.95	92	COM24	2460	105	160 🦽	SEG52 SEG53	415.13	329	228	SEG120	-1737.37	329
25	VDD2	-698.19	-299.95	93	COM22	2460	135	161	SEG54	384.38	329	229	SEG122	-1768.12	329
26	VDD2	-643.19	-299.95	94	COM20	2460	165	162	SEG55	353.63	329	230	SEG123	-1798.87	329
27	VBREF	-588.19	-299.95	95	COM18	2460	195	163	SEG56	322.88	329	231	SEG124	-1829.62	329
28	VPP	-533.19	-299.95	96	COM16	2460	225	164	SEG57	292.13	329	232	SEG125	-1860.37	329
29	VPP	-478.19	-299.95	97	COM14	2460	255	165	SEG58	261.38	329	233	SEG126	-1891.12	329
30 31	VCOMH VCOMH	-423.19 -368.19	-299.95 -299.95	98 99	COM12 COM10	2460 2287.62	285 329	166 167	SEG59 SEG60	230.63 199.88	329 329	234	SEG127 SEG128	-1921.87 -1952.62	329 329
32	VSS(REF)	-313.19	-299.95	100	COM10	2257.62	329	168	SEG61	169.13	329	236	SEG128	-1983.37	329
33	VSS	-258.19	-299.95	101	COM6	2227.62	329	169	SEG62	138.38	329	237	SEG130	-2014.12	329
34	VSS	-203.19	-299.95	102	COM4	2197.62	329	170	SEG63	107.63	329	238	SEG131	-2044.87	329
35	VSS	-148.19	-299.95	103	COM2	2167.62	329	171	SEG64	76.88	329	239	DUMMY	-2075.62	329
36	VCL	-93.19	-299.95	104	СОМ0	2137.62	329	172	SEG65	46.13	329	240	DUMMY	-2105.62	329
37	VCL	-38.19	-299.95	105	DUMMY	2105.63	329	173	SEG66	15.38	329	241	COM1	-2137.62	329
38	VSL	16.81	-299.95	106	DUMMY	2075.63	329	174	SEG67	-15.37	329	242	COM3	-2167.62	329
39 40	VSL TEST1	71.81 126.81	-299.95 -299.95	107	SEG0 SEG1	2044.88	329 329	175 176	SEG68 SEG69	-46.12 -76.87	329 329	243 244	COM5 COM7	-2197.62 -2227.62	329 329
41	TEST2	181.81	-299.95	109	SEG2	1983.38	329	177	SEG70	-107.62	329	245	COM9	-2257.62	329
42	TEST3	236.81	-299.95	110	SEG3	1952.63	329	178	SEG71	-138.37	329	246	COM11	-2287.62	329
43	CL	291.81	-299.95	111	SEG4	1921.88	329	179	SEG72	-230.62	329	247	COM13	-2460	285
44	CLS	346.81	-299.95	112	SEG5	1891.13	329	180	SEG73	-261.37	329	248	COM15	-2460	255
45	VDD1	401.81	-299.95	113	SEG6	1860.38	329	181	SEG74	-292.12	329	249	COM17	-2460	225
46	VDD1	456.81	-299.95	114	SEG7	1829.63	329	182	SEG75	-322.87	329	250	COM19	-2460	195
47 48	IM1 VSS	511.81 566.81	-299.95 -299.95	115 116	SEG8 SEG9	1798.88 1768.13	329 329	183 184	SEG76 SEG77	-353.62 -384.37	329 329	251 252	COM21 COM23	-2460 -2460	165 135
49	IM2	621.81	-299.95	117	SEG10	1737.38	329	185	SEG77	-415.12	329	253	COM25	-2460	105
50	VDD1	676.81	-299.95	118	SEG11	1706.63	329	186	SEG79	-445.87	329	254	COM27	-2460	75
51	IMO	731.81	-299.95	119	SEG12	1675.88	329	187	SEG80	-476.62	329	255	COM29	-2460	45
52	VSS	786.81	-299.95	120	SEG13	1645.13	329	188	SEG81	-507.37	329	256	COM31	-2460	15
53	CSB	841.81	-299.95	121	SEG14	1614.38	329	189	SEG82	-538.12	329	257	COM33	-2460	-15
54	RESB	896.81	-299.95	122	SEG15	1583.63	329	190	SEG83	-568.87	329	258	COM35	-2460	-45
55	A0	951.81	-299.95	123	SEG16	1552.88	329	191	SEG84	-599.62	329	259	COM37	-2460	-75
56 57	VSS WRB	1006. <mark>81</mark> 1061.81	-299.95 -299.95	124 125	SEG17 SEG18	1522.13 1491.38	329 329	192 193	SEG85 SEG86	-630.37 -661.12	329 329	260 261	COM39 COM41	-2460 -2460	-105 -135
58	RDB	1116.81	-299.95	126	SEG19	1460.63	329	194	SEG87	-691.87	329	262	COM43	-2460	-165
59	D0	1171.81	-299.95	127	SEG20	1429.88	329	195	SEG88	-722.62	329	263	COM45	-2460	-195
60	D1	1226.81	-299.95	128	SEG21	1399.13	329	196	SEG89	-753.37	329	264	COM47	-2460	-225
61	D2	1281.81	-299.95	129	SEG22	1368.38	329	197	SEG90	-784.12	329	265	COM49	-2460	-255
62	D3	1336.81	-299.95	130	SEG23	1337.63	329	198	SEG91	-814.87	329	266	COM51	-2460	-285
63	D4	1391.81	-299.95	131	SEG24	1306.88	329	199	SEG92	-845.62	329				<del>                                     </del>
64 65	D5 D6	1446.81 1501.81	-299.95 -299.95	132 133	SEG25 SEG26	1276.13 1245.38	329 329	200	SEG93 SEG94	-876.37 -907.12	329 329	-	<del>                                     </del>		+
66	D7	1556.81	-299.95 -299.95	134	SEG26 SEG27	1214.63	329	201	SEG94 SEG95	-907.12 -937.87	329				1
67	VSS	1611.81	-299.95	135	SEG28	1183.88	329	203	SEG96	-968.62	329				1
68	IREF	1666.81	-299.95	136	SEG29	1153.13	329	204	SEG97	-999.37	329				

# **Functional Description**

#### **Microprocessor Interface Selection**

The 8080-Parallel Interface, 6800-Parallel Interface, Serial Interface (SPI) or I<sup>2</sup>C Interface can be selected by different selections of IM0~2 as shown in Table 1.

Table, 1

	C	Confi	g		Data signal						Control signal					
Interface	IM0	IM1	IM2	D7	D6	D5	D4	D3	D2	D1	D0	E/RD	WR	CS	A0	RES
6800	0	0	1	D7	D6	D5	D4	D3	D2	D1	D0	Е	R/W	cs	A0	RES
8080	0	1	1	D7	D6	D5	D4	D3	D2	D1	D0	RD	WR	cs	A0	RES
4-Wire SPI	0	0	0			Hz (N	Note1)			SI	SCL		High or ow	cs	A0	RES
3-Wire SPI	1	0	0			Hz (N	Note1)			SI	SCL	The second second	ligh or ow	cs	Pull Low	RES
I <sup>2</sup> C	0	1	0			Hz (N	Note1)			SDA	SCL	**************************************	High or ow	Pull Low	SA0	RES

Note1: When Serial Interface (SPI) or I<sup>2</sup>C Interface is selected, D7~D2 is Hz. D7~ D2 is recommended to connect the VDD1 or Vss. It is also allowed to leave D7~D2 unconnected.

# **6800-series Parallel Interface**

The parallel interface consists of 8 bi-directional data pads (D7-D0),  $R/\overline{W}$ , E, A0 and  $\overline{CS}$  .It includes 2 forms.

Form 1: A falling edge of E input serve as READ latch signal while  $\overline{CS}$  is kept low and  $R/\overline{W}$  is kept high. A falling edge of E input serve as WRITE latch signal while  $\overline{CS}$  is kept low and  $R/\overline{W}$  is kept low. This is shown in Table.2 below.

Table.2-Control pins of 6800 interface (Form 1)

Function	cs	Α0	$R/\overline{W}$	E
Write command		L	L	<b>↓</b>
Read status	L	L	Н	<b>↓</b>
Write data	L	Н	L	<b>↓</b>
Read data	L	Н	Н	<b>↓</b>

- 1. ' ↓ 'stands for falling edge of signal.
- 2. ' H 'stands for high in signal, ' L ' stands for low in signal.




Figure. 1 Example of write procedure in 6800 parallel interface form 1




Figure. 2 Example of read procedure in 6800 parallel interface form 1

Form 2: A rising edge of  $\overline{\text{CS}}$  input serve as READ latch signal while E is kept high and R/ $\overline{\text{W}}$  is kept high. A rising edge of  $\overline{\text{CS}}$  input serve as WRITE latch signal while E is kept high and R/ $\overline{\text{W}}$  is kept low. A low in A0 indicates COMMAND read/write and high in A0 indicates DATA read/write. This is shown in Table.3 below.

Table.3-Control pins of 6800 interface (Form 2)

Function	CS	A0	$R/\overline{W}$	E
Write command	<b>†</b>	L	L	Н
Read status	<b>†</b>	L	Н	Н
Write data	<b>†</b>	Н	L (	
Read data	<b>↑</b>	Н	н	Н

#### Note:

- 1. ' ↓ 'stands for falling edge of signal.
- 2. 'H 'stands for high in signal, 'L' stands for low in signal.




Figure. 3 Example of write procedure in 6800 parallel interface form 2




Figure. 4 Example of read procedure in 6800 parallel interface form 2

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing are internally performed, which require the insertion of a dummy read before the first actual display data read. This is shown in




Figure. 5 Read data process-insertion of dummy read

# 8080-series Parallel Interface

The parallel interface consists of 8 bi-directional data pads (D7-D0),  $\overline{WR}$ ,  $\overline{RD}$ , A0 and  $\overline{CS}$ . It includes 2 forms.

Form 1: A rising edge of  $\overline{RD}$  input serve as data READ latch signal while  $\overline{CS}$  is kept low. A rising edge of  $\overline{WR}$  input serve as data READ latch signal while  $\overline{CS}$  is kept low. A low in A0 indicates COMMAND read/write and high in A0 indicates DATA read/write. This is shown in Table.4 below.

Table.4-Control pins of 8080 interface (Form 1)

Function	CS	Α0	RD	WR
Write command	L	L	Н	
Read status	L	L	1	Н
Write data	L	Н	Н	1
Read data	L	Н		Н

#### Note:

- 1. ' † 'stands for rising edge of signal.
- 2. 'H 'stands for high in signal, 'L' stands for low in signal.




Figure. 6 Example of write procedure in 8080 parallel interface form 1




Figure.7 Example of read procedure in 8080 parallel interface form 1

Form 2: A rising edge of  $\overline{^{CS}}$  input serve as data READ latch signal while  $\overline{^{RD}}$  is kept low. A rising edge of  $\overline{^{CS}}$  input serve as data READ latch signal while  $\overline{^{WR}}$  is kept low. A low in A0 indicates COMMAND read/write and high in A0 indicates DATA read/write. This is shown in Table.5 below.

Table.5-Control pins of 8080 interface (Form 2)

Function	A0	RD	WR
Write command	L	Н	L
Read status	L	L	Н
Write data	Н	Н	L
Read data	Н	L	Н




Figure.8 Example of write procedure in 8080 parallel interface form 2




Figure.9 Example of read procedure in 8080 parallel interface form 2

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing are internally performed, which require the insertion of a dummy read before the first actual display data read. This is shown in




Figure.10 Read data process-insertion of dummy read



#### 4 Wire Serial Interface (4-wire SPI)

The serial interface consists of serial clock SCL, serial data SI, A0 and  $\overline{CS}$ . SI is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... and D0. A0 is sampled on every eighth clock and the data byte in the shift register is written to the display data RAM (A0=1) or command register (A0=0) in the same clock. See Figure .11

Table. 6

IMO	IM1	IM2	Туре	CS	A0	RD	WR	D0	D1	D2 to D7
0	0	0	4-wire SPI	CS	A0	-	-	SCL	SI	(Hz)

Note: "-" pin must always be HIGH or LOW. D7~ D2 is recommended to connect the VDD1 or Vss. It is also allowed to leave D7~ D2 unconnected.

The serial interface is initialized when  $\overline{CS}$  is high. In this state, SCL clock pulse or SDI data have no effect. A falling edge on  $\overline{CS}$  enables the serial interface and indicates the start of data transmission. The SPI is also able to work properly when the  $\overline{CS}$  always keep low, but it is not recommended.




Figure .11 4-wire SPI data transfer

When the chip is not active, the shift registers and the counter are reset to their initial statuses.

Read is not possible while in serial interface mode.

Caution is required on the SCL signal when it comes to line-end reflections and external noise. We recommend the operation be rechecked on the actual equipment.



#### 3 Wire Serial Interface (3-wire SPI)

The 3 wire serial interface consists of serial clock SCL, serial data SI, and  $\overline{CS}$ . SI is shifted into an 9-bit shift register on every rising edge of SCL in the order of  $D/\overline{C}$ , D7, D6, ... and D0. The  $D/\overline{C}$  bit (first of the 9 bit) will determine the transferred data is written to the display data RAM ( $D/\overline{C}$  =1) or command register ( $D/\overline{C}$  =0).

Table. 7

IMO	IM1	IM2	Туре	CS	A0	RD	WR	D0	D1	D2 to D7
1	0	0	3-wire SPI	CS	Pull Low	1	1	SCL	SI	(Hz)

Note: "-" pin must always be HIGH or LOW. D7~ D2 is recommended to connect the VDD1 or Vss. It is also allowed to leave D7~ D2 unconnected.

The serial interface is initialized when  $\overline{CS}$  is high. In this state, SCL clock pulse or SDI data have no effect. A falling edge on  $\overline{CS}$  enables the serial interface and indicates the start of data transmission. The SPI is also able to work properly when the  $\overline{CS}$  always keep low, but it is not recommended.




Figure.12 3-wire SPI data transfer

When the chip is not active, the shift registers and the counter are reset to their initial statuses.

Read is not possible while in serial interface mode.

Caution is required on the SCL signal when it comes to line-end reflections and external noise. We recommend the operation be rechecked on the actual equipment.

## I<sup>2</sup>C-bus Interface

The CH1116 can transfer data via a standard I<sup>2</sup>C-bus and has slave mode only in communication. The command or RAM data can be written into the chip and the status and RAM data can be read out of the chip.

IMO	IM1	IM2	Туре	cs	A0	RD	WR	D0	D1	D2 to D7
0	1	0	I <sup>2</sup> C Interface	Pull Low	SA0	=	-	SCL	SDA	(Hz)

Note: "-" pin must always be HIGH or LOW. D7~ D2 is recommended to connect the VDD1 or Vss. It is also allowed to leave D7~ D2 unconnected.

CS signal could always pull low in I<sup>2</sup>C-bus application.

## Characteristics of the I<sup>2</sup>C-bus

The I<sup>2</sup>C-bus is for bi-directional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

17

Note: The positive supply of pull-up resistor must equal to the value of VDD1.

#### **Bit Transfer**

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal.




Figure. 13 Bit Transfer

#### Start and Stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P).




Figure. 14 Start and Stop conditions

#### System configuration

- Transmitter: The device that sends the data to the bus.
- Receiver: The device that receives the data from the bus.
- Master: The device that initiates a transfer, generates clock signals and terminates a transfer.
- Slave: The device addressed by a master.
- Multi-Master: More than one master can attempt to control the bus at the same time without corrupting the message
- Arbitration: Procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted.
- Synchronization: Procedure to synchronize the clock signals of two or more devices.




Figure. 15 System configuration

#### Acknowledge

Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.





Figure. 16 Acknowledge

#### **Protocol**

The CH1116 supports both read and write access. The R/W bit is part of the slave address. Before any data is transmitted on the I<sup>2</sup>C-bus, the device that should respond is addressed first. Two 7-bit slave addresses (0111100 and 0111101) are reserved for the CH1116. The least significant bit of the slave address is set by connecting the input SA0 to either logic 0(VSS) or 1 (VDD1). The I<sup>2</sup>C-bus protocol is illustrated in Fig.7. The sequence is initiated with a START condition (S) from the I<sup>2</sup>C-bus master that is followed by the slave address. All slaves with the corresponding address acknowledge in parallel, all the others will ignore the I<sup>2</sup>C-bus transfer. After acknowledgement, one or more command words follow which define the status of the addressed slaves. A command word consists of a control byte, which defines Co and  $D/\overline{C}$  (note1), plus a data byte (see Fig.7). The last control byte is tagged with a cleared most significant bit, the continuation bit Co. After a control byte with a cleared Co-bit, only data bytes will follow. The state of the  $D/\overline{C}$  -bit defines whether the data-byte is interpreted as a command or as RAM-data. The control and data bytes are also acknowledged by all addressed slaves on the bus. After the last control byte, depending on the  $D/\bar{C}$  bit setting, either a series of display data bytes or command data bytes may follow. If the  $D/\bar{C}$  bit was set to '1', these display bytes are stored in the display RAM at the address specified by the data pointer. The data pointer is automatically updated and the data is directed to the intended CH1116 device. If the  $D/\overline{C}$  bit of the last control byte was set to '0', these command bytes will be decoded and the setting of the device will be changed according to the received commands. The acknowledgement after each byte is made only by the addressed slave. At the end of the transmission the I<sup>2</sup>C-bus master issues a stop condition (P). If the RIW bit is set to one in the slave-address, the chip will output data immediately after the slave-address according to the D/C bit, which was sent during the last write access. If no acknowledge is generated by the master after a byte, the driver stops transferring data to the master.






Figure .17 I<sup>2</sup>C Protocol

#### Note1:

1. Co = "0": The last control byte, only data bytes to follow,

Co= "1": Next two bytes are a data byte and another control byte;

2.  $D/\overline{C} = "0"$ : The data byte is for command operation,

 $D/\overline{C} =$  "1": The data byte is for RAM operation.

# Access to Display Data RAM and Internal Registers

This module determines whether the input data is interpreted as data or command. When A0 = "H", the inputs at D7 - D0 are interpreted as data and be written to display RAM. When A0 = "L", the inputs at D7 - D0 are interpreted as command, they will be decoded and be written to the corresponding command registers.

# Display Data RAM

The Display Data RAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 132 X 64 bits. For mechanical flexibility, re-mapping on both segment and common outputs can be selected by software.

For vertical scrolling of the display, an internal register storing display start line can be set to control the portion of the RAM data to be mapped to the display.

#### The Page Address Circuit

As shown in Figure. 18, page address of the display data RAM is specified through the Page Address Set Command. The page address must be specified again when changing pages to perform access.

#### The Column Address

As shown in Figure. 18, the display data RAM column address is specified by the Column Address Set command. The specified column address is incremented (+1) with each display data read/ write command. This allows the MPU display data to be accessed continuously. Because the column address is independent of the page address, when moving, for example, from page0 column 83H to page 1 column 00H, it is necessary to re-specify both the page address and the column address.

Furthermore, as shown in Table., the Column re-mapping (ADC) command (segment driver direction select command) can be used to reverse the relationship between the display data RAM column address and the segment output. Because of this, the constraints on the IC layout when the OLED module is assembled can be minimized.

Table, 8

Segment Output	SEG0		SEG131
ADC "0"	0 (H) →	Column Address	→ 83 (H)
ADC "1"	83 (H) ←	Column Address	← 0 (H)

#### The Line Address Circuit

The line address circuit, as shown in Figure. 18, specifies the line address relating to the common output when the contents of the display data RAM are displayed. Using the display start line address set command, what is normally the top line of the display can be specified (this is the COM0 output when the common output mode is normal, and the COM63 output for CH1116, when the common output mode is reversed. The display area is a 64-line area for the CH1116 from the display start line address.

If the line addresses are changed dynamically using the display start line address set command, screen scrolling, page swapping, etc. that can be performed relationship between display data RAM and address (if initial display line is 1DH).







Figure. 18

# **The Oscillator Circuit**

This is a RC type oscillator (Figure.19) that produces the display clock. The oscillator circuit is only enabled when CLS = "H". When CLS = "L", the oscillation stops and the display clock is inputted through the CL terminal.



# **Charge Pump Regulator**

This block accompanying only 2 external capacitors, is used to generate a 6.4V~10.0V voltage for OLED panel. This regulator can be turned ON/OFF by software command 8Bh setting.

## Charge Pump output voltage control

This block is used to set the voltage value of charger pump output. The driving voltage can be adjusted from 6.4V up to 10.0V. This used to meet different demand of the panel.

## **Current Control and Voltage Control**

This block is used to derive the incoming power sources into different levels of internal use voltage and current. VPP and VDD2 are external power supplies. IREF is a reference current source for segment current drivers.

#### **Common Drivers/Segment Drivers**

Segment drivers deliver 132 current sources to drive OLED panel. The driving current can be adjusted up to 500µA with 256 steps. Common drivers generate voltage scanning pulses.

#### **Reset Circuit**

When the RES input falls to "L", these reenter their default state.

The default settings are shown below:

- 1. Display is OFF. Common and segment are in high impedance state.
- 2. 132 X 64 Display mode.
- 3. Normal segment and display data column address and row address mapping (SEG0 is mapped to column address 00H and COM0 mapped to row address 00H).
- 4. Shift register data clear in serial interface.
- 5. Display start line is set at display RAM line address 00H.
- 6. Column address counter is set at 0.
- 7. Normal scanning direction of the common outputs.
- 8. Contrast control register is set at 80H.
- 9. Internal DC-DC is selected.

#### **Commands**

The CH1116 uses a combination of A0,  $\overline{\text{RD}}$  (E) and  $\overline{\text{WR}}$  ( $\overline{\text{R/W}}$ ) signals to identify data bus signals. As the chip analyzes and executes each command using internal timing clock only regardless of external clock, its processing speed is very high and its busy check is usually not required. The 8080 series microprocessor interface enters a read status when a low pulse is input to the  $\overline{\text{RD}}$  pad and a write status when a low pulse is input to the  $\overline{\text{WR}}$  pad. The 6800 series microprocessor interface enters a read status when a high pulse is input to the  $\overline{\text{R/W}}$  pad and a write status when a low pulse is input to this pad. When a high pulse is input to the E pad, the command is activated. (For timing, see AC Characteristics.). Accordingly, in the command explanation and command table,  $\overline{\text{RD}}$  (E) becomes 1(HIGH) when the 6800 series microprocessor interface reads status of display data. This is an only different point from the 8080 series microprocessor interface.

Taking the 8080 series, microprocessor interface as an example command will explain below.

When the serial interface is selected, input data starting from D7 in sequence.

#### **Command Set**

1. Set Lower Column Address: (00H - 0FH)

2. Set Higher Column Address: (10H - 1FH)

Specifies column address of display RAM. Divide the column address into 4 higher bits and 4 lower bits. Set each of them into successions. When the microprocessor repeats to access to the display RAM, the column address counter is incremented during each access until address 131 is accessed. The page address is not changed during this time.

	A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0
Higher bits	0	1	0	0	0	0	1	A7	A6	A5	A4
Lower bits	0	1	0	0	0	0	0	А3	A2	A1	A0

	A7	A6	A5	A4	A3	A2	₩ A1	A0	Line address
Ī	0	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	1	1
				7 <i>#</i>					:
	1	0	0	0	0	0	1	1	131

Note: Don't use any commands not mentioned above.

# 3. Set Breathing Light: (Double Bytes Command)

This command set Breathing Light ON/OFF, Brightness Adjust and Time Interval.

■ Breathing Light Set: (23H)

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	1	0	0	0	1	1
0	1	0	ON/ OFF	*	*	A4	А3	A2	A1	Α0

# ■ ON/OFF set:

When ON/OFF ="L", Breathing Light OFF. (POR) When ON/OFF ="H", Breathing Light ON.

■ Breathing Light Maximum Brightness Adjust Set: (A4 – A3)

A4	Аз	Maximum Brightness (Contrast+1)
0	0	256(POR)
0	1	128
1	0	64
1	1	32

■ Breathing Light Time Interval Set: (A2 – A0)

A2	Aı	Ao	Time Interval step
0	0	0	1 Frames
0	0	1	2 Frames(POR)
0	1	0	3 Frames
:			
1		0	7 Frames
1	1	1	8 Frames




Figure.20

- 4. Additional Horizontal Scroll Setup: (Three Bytes Command) This command consists of 3 consecutive bytes to set up the horizontal scroll parameters. It determined the scrolling start column position and end column position. The end column position must be larger than start column position.
  - Additional Horizontal Scroll Setup Mode Set: (24H)

A0	E RD	$R/\overline{W} = WR$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	1	0	0	1	0	0
0	1	0	A7	A6	A5	A4	А3	A2	A1	A0
0	1	0	В7	В6	B5	B4	В3	B2	В1	B0

■ Start Column Position Set: (A7 – A0)

A0	E RD	$\frac{R}{WR}$	D7	D6	D5	D4	D3	D2	D1	D0	Column Position
0	1	0	0	0	0	0	0	0	0	0	0(POR)
0	1	0	0	0	0	0	0	0	0	1	1
0	1	0					• •	· ·			
0	1	0	1	0	0	0	0	0	1	0	130
0	1	0	1	0 4	0	0	0	0	1	_1	131

■ End Column Position Set: (B7 – B0)

A0	E RD	$\frac{R}{WR}$	D7	D6	D5	D4	D3	D2	D1	D0	Column Position
0	1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1	1
0	1	0	H		#		<b>F</b>				:
0	1	0	1	0	0	0	0	0	1	0	130
0	1	0	1	0	0	0	0	0	1	1	131 (POR)

Note: When scroll left, start column (A7 – A0) must not equal to 0x00.

Please see the following figure for relationship of start column position and end column position.




Figure.21

# 5. Horizontal Scroll Setup: (Four Bytes Command)

This command consists of 4 consecutive bytes to set up the horizontal scroll parameters. It determined the direction of horizontal scroll, scrolling start page, time interval and end page.

Before issuing this command, the horizontal scroll must be deactivated (2EH). Otherwise, ram content maybe corrupted.

■ Horizontal Scroll Setup Mode Set: (26H - 27H)

A0	E RD	$\frac{R}{W}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	1	0	0	1	1	D
0	1	0	*	*	*	*	*	A2	A1	Α0
0	1	0	*	*	*	*	*	B2	B1	В0
0	1	0	*	*	*	*	*	C2	C1	CO

D	Scroll Direction Set	4
0	Scroll Right (POR)	
1	Scroll Left	

■ Start Page Address Set: (A2 – A0)

A0	E RD	$R/\overline{\overline{W}}$ $\overline{WR}$	D7	D6	<b>D</b> 5	D4	D3	D2	D1	D0	Start Page Address
0	1	0	*	*	*	*	*	0	0	0	0(POR)
0	1	0	*	*	*	*	*	0	0	1	1
0	1	0					4				:
0	1	0	*	*	*	*	*	1		0	6
0	1	0	*	*	*	*	*	1	1	1	7

■ Time Interval Set: (B2 – B0)

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Time Interval
0	1	0	*	*	*	*	*	0	0	0	6 frames(POR)
0	1	0	*	*	*	*	*	0	0	1	32 frames
0	1	0	*	*	*	*	*	0	1	0	64 frames
0	1	0	*	*	*	*	*	0	1	1	128 frames
0	7	0	*	*	*	*	*	1	0	0	3 frames
0	1	0	*	*	*	*	*	1	0	1	4 frames
0	1	0	*	*	*	*	*	1	1	0	5 frames
0	1	0	*	*	*	*	*	1	1	1	2 frames

■ End Page Address Set: (C2 – C0)

Α0	E RD	$\frac{R}{WR}$	D7	D6	D5	D4	D3	D2	D1	D0	End Page Address
0	1	0	*	*	*	*	*	0	0	0	0
0	1	0	*	*	*	*	*	0	0	1	1
0	1	0					:				:
0	1	0	*	*	*	*	*	1	1	0	6
0	1	0	*	*	*	*	*	1	1	1	7 (POR)

Note: "\*" stands for "Don't care".

## 6. Set Scroll Mode: (2CH - 2DH)

Control continuous or single screen scroll.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	1	0	1	1	0	D

When D="L", Continuous horizontal scroll. (POR) When D="H", Single Screen horizontal scroll.

Note: The panel will normally display RAM data after the single screen scroll is over.

The 2EH and 2FH Command must be written for the next single screen scroll.

#### 7. Set Deactivate /Activate Horizontal Scroll: (2EH - 2FH)

Stop or start motion of horizontal scrolling. This command should only be issued after horizontal scroll setup parameters (24H/26H/27H/2CH/2DH) are defined.

A0	$\frac{E}{RD}$	$\frac{R}{W}$	D7	D6	D5	D4	D3 D2	D1	D0
0	1	0	0	0	1	0	1 1	1	D

When D="L", Stop motion of horizontal scroll. (POR)

When D="H", Start motion of horizontal scroll.

Note: The following actions are prohibited after the horizontal scroll is activated

- Changing additional horizontal scroll setup parameters
- Changing horizontal scroll setup parameters.
- Changing continuous or single screen scroll setup parameters.

After the deactivate horizontal scroll issued, the display of screen is reset to original status.

# 8. Set Pump voltage value: (30H~33H)

Specifies output voltage (VPP) of the internal charger pump.

Ī	A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0
	0	1	0	0	0	1	1	0	0	A1	A0

A1	A0	Pump output voltage (VPP)
0	0	6.4
0	1	7.4(Power on)
1	0	9.0
1	1	10.0

# 9. Set Display Start Line: (40H - 7FH)

Specifies line address (refer to Figure. 18) to determine the initial display line or COM0. The RAM display data becomes the top line of OLED screen. It is followed by the higher number of lines in ascending order, corresponding to the duty cycle. When this command changes the line address, the smooth scrolling or page change takes place.

A0	E RD	$R/\overline{W}$ $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	1	A5	A4	А3	A2	A1	Α0

A5	A4	A3	A2	A1	A0	Line address
0	0	0	0	0	0	0
0	0	0	0	0	1	1
			:			
1	1	1	1	1	0	62
1	1	1	1	1	1	63

## 10. Set Contrast Control Register: (Double Bytes Command)

This command is to set contrast setting of the display. The chip has 256 contrast steps from 00 to FF. The segment output current increases as the contrast step value increases.

Segment output current setting: ISEG =  $(\alpha+1)/256 \times IREF \times scale factor$ 

Where:  $\alpha$  is contrast step; Scale factor = 16.

# ■ The Contrast Control Mode Set: (81H)

When this command is input, the contrast data register set command becomes enabled. Once the contrast control mode has been set, no other command except for the contrast data register command can be used. Once the contrast data set command has been used to set data into the register, then the contrast control mode is released.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	0	0	0	0	0	1

# ■ Contrast Data Register Set: (00H - FFH)

By using this command to set eight bits of data to the contrast data register; the OLED segment output assumes one of the 256 current levels.

When this command is input, the contrast control mode is released after the contrast data register has been set.

ANDER	400										
A0	$\frac{E}{RD}$	$R/\overline{W}$ $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0	ISEG
0	1	0	0	0	0	0	0	0	0	0	Small
0	1	0	0	0	0	0	0	0	0	1	
0	1	0	0	0	0	0	0	0	1	0	
0	1	0					:				:
0	1	0	1	0	0	0	0	0	0	0	POR
0	1	0					:				:
0	1	0	1	1	1	1	1	1	1	0	
0	1	0	1	1	1	1	1	1	1	1	Large

When the contrast control function is not used, set the D7 - D0 to 1000,0000.

# 11. IREF Resistor Set: (Double Bytes Command)

IREF can be controlled by external resister or internal resister.

# ■ IREF Resistor Set: (82H)

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	0	0	0	0	1	0
0	1	0	*	*	*	*	*	D	A1	Α0

When D = "L", External resistor is selected(POR).

When D = "H", Internal resistor is selected.

**Note:** When internal resistor is selected, external resistor should be open. External and internal resistances are connected in parallel.

# ■ Internal Resistor Set: (A1 – A0)

D1	D0	Resistor (K)
0	0	510(POR)
0	1	310
1	0	220
1	1	180

# When VPP=9V, Contrast=255,IREF Resistor & IREF Table(Just for reference):

IREF Resistor (K)	IREF (uA)	ISEG(uA)
510	12.50	200
310	18.75	300
220	25.0	400
180	31.25	500

#### 12. Set Segment Re-map: (A0H - A1H)

Change the relationship between RAM column address and segment driver. The order of segment driver output pads can be reversed by software. This allows flexible IC layout during OLED module assembly. For details, refer to the column address section of Figure. 18. When display data is written or read, the column address is incremented by 1 as shown in Figure.1.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	0	0	ADC

When ADC = "L", the right rotates (normal direction). (POR)

When ADC = "H", the left rotates (reverse direction).

#### 13. Set Entire Display OFF/ON: (A4H - A5H)

Forcibly turns the entire display on regardless of the contents of the display data RAM. At this time, the contents of the display data RAM are held.

This command has priority over the normal/reverse display command.

Α0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	1	0	D

When D = "L", the normal display status is provided. (POR)

When D = "H", the entire display ON status is provided.

# 14. Set Normal/Reverse Display: (A6H -A7H)

Reverses the display ON/OFF status without rewriting the contents of the display data RAM.

	Α0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D	D0
l	0	1	0	1	0	1	0	0	1	<b>(</b>	D

When D = "L", the RAM data is high, being OLED ON potential (normal display). (POR)

When D = "H", the RAM data is low, being OLED ON potential (reverse display)

# 15. Set Multiplex Ration: (Double Bytes Command)

This command switches default 64 multiplex modes to any multiplex ratio from 1 to 64. The output pads COM0-COM63 will be switched to corresponding common signal.

■ Multiplex Ration Mode Set: (A8H)

Ī	A0	E RD	R√W WR	D7	D6	D5	D4	D3	D2	D1	D0
	0	1	0	. 1	0	1	0	1	0	0	0

■ Multiplex Ration Data Set: (00H - 3FH)

	A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Multiplex Ratio
I	0	1	0	*	*	0	0	0	0	0	0	1
ı	0	1	0	*	*	0	0	0	0	0	1	2
	Ó	1	<b>O</b>	*	*	0	0	0	0	1	0	3
	0	1	0					:				:
	0	1	0	*	*	1	1	1	1	1	0	63
L	0	1	0	*	*	1	1	1	1	1	1	64 (POR)

#### 16. Set DC-DC OFF/ON: (Double Bytes Command)

This command is to control the DC-DC voltage converter. The converter will be turned on by issuing this command then display ON command. The panel display must be off while issuing this command.

# ■ DC-DC Control Mode Set: (ADH)

A0	$\frac{E}{RD}$	$\frac{R}{W}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	1	1	0	1

# ■ DC-DC ON/OFF Mode Set: (8AH - 8BH)

A0	E RD	$\frac{R}{W}$	D7	D6	D5	D4	D3 D2	D1	DO
0	1	0	1	0	0	0	1 0	1	D

When  $D = L^{"}$ , DC-DC is disable.

When D = "H", DC-DC will be turned on when display on. (POR)

Table. 9

DC-DC STATUS	DISPLAY ON/OFF STATUS	Description
0	0	Sleep mode
0	1	External VPP must be used.
1	0	Sleep mode
1	1	Built-in DC-DC is used, Normal Display

# 17. Display OFF/ON: (AEH - AFH)

Alternatively turns the display on and off.

A0	4	E RD	R/ Wi	<b>D</b> 7	D6	D5	D4	D3	D2	D1	D0
0	ŧ	1	0	1	0	1	0	1	1	1	D

When D = "L", Display OFF OLED. (POR)

When D = "H", Display ON OLED.

When the display OFF command is executed, power saver mode will be entered.

# Sleep mode:

This mode stops every operation of the OLED display system, and can reduce current consumption nearly to a static current value if no access is made from the microprocessor. The internal status in the sleep mode is as follows:

- 1) Stops the oscillator circuit and DC-DC circuit.
- 2) Stops the OLED drive and outputs Hz as the segment/common driver output.
- 3) Holds the display data and operation mode provided before the start of the sleep mode.
- 4) The MPU can access to the built-in display RAM.

# 18. Set Page Address: (B0H - B7H)

Specifies page address load display RAM data to page address register. Any RAM data bit can be accessed when its page address and column address are specified. The display remains unchanged even when the page address is changed.

Α0	E RD	$\frac{R}{W}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	1	Аз	A2	A1	Ao

Аз	A2	A1	Ao	Page add <mark>res</mark> s
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7

Note: Don't use any commands not mentioned above for user.

# 19. Set Common Output Scan Direction: (C0H - C8H)

This command sets the scan direction of the common output allowing layout flexibility in OLED module design. In addition, the display will have immediate effect once this command is issued. That is, if this command is sent during normal display, the graphic display will be vertically flipped.

A0	E RD	R/W WR	D7	<b>D</b> 6	D5	D4	D3	D2	D1	D0
0		0		1	0	0	D	*	*	*

When D = "L", Scan from COM0 to COM [N-1]. (POR)

When D = "H", Scan from COM [N -1] to COM0.

# 20. Set Display Offset: (Double Bytes Command)

This is a double byte command. The next command specifies the mapping of display start line to one of COM0-63 (it is assumed that COM0 is the display start line, that equals to 0). For example, to move the COM16 towards the COM0 direction for 16 lines, the 6-bit data in the second byte should be given by 010000. To move in the opposite direction by 16 lines, the 6-bit data should be given by (64-16), so the second byte should be 100000.

# ■ Display Offset Mode Set: (D3H)

A0	E RD	$\frac{R}{W}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	0	1	0	0	1	1

# ■ Display Offset Data Set: (00H~3FH)

A0	$\frac{E}{RD}$	$R/\overline{W}$ $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0	COMx
0	1	0	*	*	0	0	0	0 👍	0	0	0 (POR)
0	1	0	*	*	0	0	0	0	0	1	1
0	1	0	*	*	0	0	0	0	1	0	2
0	1	0			٥.				_		: *
0	1	0	*	* •	1	1_	1	1	1	0	62
0	1	0	*	*	1	_ 1	1	1	1	1	63

Note: "\*" stands for "Don't care"



# 21. Set Display Clock Divide Ratio/Oscillator Frequency: (Double Bytes Command)

This command is used to set the frequency of the internal display clocks (DCLKs). It is defined as the divide ratio used to divide the oscillator frequency. POR is 8. Frame frequency is determined by divide ratio, number of display clocks per row, MUX ratio and oscillator frequency.

# ■ Divide Ratio/Oscillator Frequency Mode Set: (D5H)

A0	E RD	$\frac{R}{W}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	0	1	0	1	0	1
0	1	0	A7	A <sub>6</sub>	A5	A4	*	*	A <sub>1</sub>	Ao

# A1 - A0 defines the divide ration of the display clocks (DCLK).

A1	Ao	Divide Ration
0	0	8(POR)
0	1	4
1	0	3
1	1	16

# A7 - A4 sets the oscillator frequency. Oscillator frequency increase with the value of A[7:4] and vice versa.

	,			or Apr. II cha vice versa
A7	A6	A5	A4	Oscillator Frequency of fOSC
0	0	0	0	-22%
0	0	0		-18%
0	0	1	0	-14%
0	0	1	1	-10%
0	1	0	0	-5%
0	1	0	1	fOSC (POR)
0	1	7	0	+5%
0	1	1	1	+10%
1	0	0	0	+14%
1	0	0	1	+18%
1	0	1	0	+22%
1	0	1	1	+27%
1	1	0	0	+31%
1	1	0	1	+35%
1	1	1	0	+39%
1	1	1	1	+43%

### 22. Set Adaptive Power Save: (D6H - D7H)

This command sets Adaptive Power Save.

Α0	E RD	$R/\overline{W}$ $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	0	1	0	1	1	D

When D = "L", Normal (POR).

When D = "H", Adaptive Power Save.

### 23. Set Dis-charge/Pre-charge Period: (Double Bytes Command)

This command is used to set the duration of the pre-charge period. The interval is counted in number of DCLK. POR is 6 DCLKs.

■ Pre-charge Period Mode Set: (D9H)

A0	E RD	$\frac{R}{W}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	0		1	0	0	1

■ Dis-charge/Pre-charge Period Data Set: (00H - FFH)

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A4	Аз	A2	A1	Ao

Pre-charge Period Adjust: (A3 - A0)

Аз	A2	A1	Ao	Pre-charge Period
0	0	0	0	0 DCLK (Note)
0	0	0	1	3 DCLKs
0	0	1	0	6 DCLKs (POR)
				:
1		1	0	42 DCLKs
1		71	1	45 DCLKs

Dis-charge Period Adjust: (A7 - A4)

A7	A6	A5	A4	Dis-charge Period
0	0	0	0	INVALID
0	0	0	1	3 DCLKs
0	0	1	0	6 DCLKs (POR)
		:		:
1	1	1	0	42 DCLKs
1	1	1	1	45 DCLKs

Note

When set A[3:0]=0, the period for display will increase 6 DCLKs. And there is no pre-charge period so that it will save power consumption.

# 24. Set Common pads hardware configuration: (Double Bytes Command)

This command is to set the common signals pad configuration (sequential or alternative) to match the OLED panel hardware layout

■ Common Pads Hardware Configuration Mode Set: (DAH)

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	0	1	1	0	1	0

■ Sequential/Alternative Mode Set: (02H - 12H)

A0	E RD	$R/\overline{W}$ $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	ДО
0	1	0	0	0	0	D	0	0	1	0

When D = "L", Sequential.

COM31, 30 - 1, 0	SEG0, 1 - 130, 131	COM32, 33 - 62, 63
------------------	--------------------	--------------------

When D = "H", Alternative. (POR)





# 25. Set VCOM Deselect Level: (Double Bytes Command)

This command is to set the common pad output voltage level at deselect stage.

■ VCOM Deselect Level Mode Set: (DBH)

A0	E RD	$R/\overline{W}$ $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	0	1	1	0	1	1

■ VCOM Deselect Level Data Set: (00H - FFH)

A0	E RD	$\frac{R}{W}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	A7	A <sub>6</sub>	A5	A4	Аз	A2	A <sub>1</sub>	Ao

V**COM** =  $\beta$  X V**REF** =  $(0.430 + A[7:0] \times 0.006415) \times V$ **REF** 

A[7:0]	β	A[7:0]	β
00H	0.430	20H	0.635
01H	0.436	21H	0.642
02H	0.442	22H	0.648
03H	0.449	23H	0.654
04H	0.456	24H	0.661
05H	0.462	25H	0.667
06H	0.468	26H	0.674
07H	0.475	27H	0.680
08H	0.481	28H	0.687
09H 🛕	0.488	29H	0.693
0AH 🗼 💙	0.494	2AH	0.699
0BH	0.501	2BH	0.706
0CH	0.507	2CH	0.712
0DH	0.513	2DH	0.719
0EH	0.520	2EH	0.725
0FH	0.526	2FH	0.731
10H	0.533	30H	0.738
11H	0.539	31H	0.744
12H	0.545	32H	0.751
13H	0.552	33H	0.757
14H	0.558	34H	0.764
15H	0.565	35H	0.770 (POR)
16H	0.571	36H	0.776
17H	0.578	37H	0.783
18H	0.584	38H	0.789
19H	0.590	39H	0.796
1AH	0.596	3AH	0.802
1BH	0.603	3BH	0.808
1CH	0.610	3CH	0.815
1DH	0.616	3DH	0.821
1EH	0.622	3EH	0.828
1FH	0.629	3FH	0.834
40H - FFH	1		

## 26. Set row non-overlap/SEG Hiz Period: (Double Bytes Command).

This command is used to set the duration of the row non-overlap /SEG Hiz Period period.

■ row non-overlap /SEG Hiz Period Set: (DCH)

A0	E RD	$\frac{R}{W}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	0	1	1	1	0	0

■ Row non-overlap /SEG Hiz Period Data Set: (00H - FFH)

A0	$\frac{E}{RD}$	$\frac{R}{W}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	A7	A <sub>6</sub>	A5	A4	Аз	A2	A1	Ao

Row non-overlap Period Adjust: (A4 - A0)

					Total Control
A4	Аз	A2	A1	Ao	Row non-overlap Period
0	0	0	0	0	0 DCLK (POR)
0	0	0	0	1	3 DCLKs
0	0	0	1	0	6 DCLKs
:	:	:			: 4
1	1	1	41	0	90 DCLKs
1	1	1	1	1	93 DCLKs

SEG Hiz Period Adjust: (A7 – A5)

A7	A6	A <sub>5</sub>	Front	Back
0	0	0	0 DCLK (POR)	0 DCLK (POR)
0	0	1	0 DCLK	1 DCLK
0	1 4	0	0 DCLK	2 DCLK s
0	1	1	1 DCLK	0 DCLK
1	0	0	1DCLK	1 DCLK
1	0	1	1 DCLK	2 DCLK s
1	1	0	2 DCLKs	0 DCLK
1	1	1	2 DCLKs	1 DCLK

Please see the following figure for Dis-charge/Pre-charge/Row non-overlap/SEG Hiz.





Figure.22

### 27. Read-Modify-Write: (E0H)

A pair of Read-Modify-Write and End commands must always be used. Once read-modify-write is issued, column address is not incremental by read display data command but incremental by write display data command only. It continues until End command is issued. When the End is issued, column address returns to the address when read-modify-write is issued. This can reduce the microprocessor load when data of a specific display area is repeatedly changed during cursor blinking or others.

A0	E RD	$R/\overline{W} \ \overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	0	0

Cursor display sequence:



28. End: (EEH)

Cancels Read-Modify-Write mode and returns column address to the original address (when Read-Modify-Write is issued.)

A0	E RD	$\frac{R}{W}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	1	1	1	0




Figure. 24

### 29. NOP: (E3H)

Non-Operation Command.

A0	E RD	$\frac{R}{W}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	1	1

### 30. Write Display Data

Write 8-bit data in display RAM. As the column address is incremental by 1 automatically after each write, the microprocessor can continue to write data of multiple words.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0			V	/rite R	AM data	3		#

#### 31. Read Status

A0	E RD	R/W WR	D7	D6	D <b>5</b>	D4	D3	D2	D1	D0
0	0	1	BUSY	ON/ OFF		$\bigvee_{\neq}$	ID			

BUSY: When high, the CH1116 is busy due to internal operation or reset. Any command is rejected until BUSY goes

low. The busy check is not required if enough time is provided for each cycle.

ON/OFF: Indicates whether the display is on or off. When goes low the display turns on. When goes high, the display

turns off. This is the opposite of Display ON/OFF command.

ID: These bits contain the information of the chip. They output bits 010110 (it means CH1116).

Note:  $D/\overline{C}$  or A0 must be set to low before reading status.

#### 32. Read Display Data

Reads 8-bit data from display RAM area specified by column address and page address. As the column address is increment by 1 automatically after each write, the microprocessor can continue to read data of multiple words. A single dummy read is required immediately after column address being setup. Refer to the display RAM section of FUNCTIONAL DESCRIPTION for details. Note that no display data can be read via the serial interface.

	A0	$\frac{E}{RD}$	$R/\overline{W}$ $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0
É	1	0	1			R	ead R	AM da	ta		

Note: D/C or A0 must be set to low before reading status.

# **Command Table**

0						Code	)					Form 42
Command	Α0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	- Function
Set Column Address     4 lower bits	0	1	0	0	0	0	0	Lowe	er colu	mn ad	dress	Sets 4 lower bits of column address of display RAM in register. (POR = 00H)
Set Column     Address 4 higher     bits	0	1	0	0	0	0	1	High	er colu	mn ad	dress	Sets 4 higher bits of column address of display RAM in register. (POR = 10H)
	0	1	0	0	0	1	0	0	0	1	1	
3. Set Breathing Light	0	1	0	ON/ OFF	*	*	A4	A3	A2	A1	A0	This command is to control breathing light. (POR = 01H)
	0	1	0	0	0	1	0	0	1	0	0	This command consists of 3 consecutive bytes to set up the horizontal scroll
Additional     Horizontal Scroll     Setup Mode Set	0	1	0	*	4	5	Start Co	olumn	Addres	ss		parameters. It determined the scrolling start column
	0	1	0	*		4	End Co	olumn A	Addres	S		position(POR=00H) and end column position(POR=83H).
	0	1	0	0	0	1	0	0	1	1	D	This command consists of 4 consecutive bytes to set up
5. Horizontal Scroll	0	1 🥠	0	*	*	*	*	*		tart Pa Addres		the horizontal scroll parameters. It determined scroll mode.
Setup	0		0	0	*	*	*	*	Tir	ne Inte	rval	scroll start page(POR=00H), time interval(POR=00H)
	0	1	0	0	*		*	*		nd Pag Addres	•	between each scroll step in terms of frame frequency, and end page(POR=07H).
6. Set Scroll Mode	0	1.4	0	0	0	1	0	1	1	0	D	This command is to Control continuous or single screen scroll.
		4										(POR=2CH)
7. Set Deactivate / Activate Horizontal Scroll	0	1	0	0	0	1	0	1	1	1	D	Stop(0) or Start(1) motion of horizontal scrolling. (POR=2EH)
8. Set Pump voltage value	0	1	0	0	0	1	1	0	0	volt	imp tage lue	This command is to control the DC-DC voltage output value and choose pump mode.
	<b>*</b>											(POR=31H)
9. Set Display Start Line	0	1	0	0	1		I	Line a	ddress	ess		Specifies RAM display line for COM0. (POR = 40H)
10.The Contrast Control Mode Set	0	1	0	1	0	0	0	0	0	0	1	This command is to set Contrast Setting of the display. The chip has 256 contrast
Contrast Data Register Set	0	1	0				Contra	st Data	a			steps from 00 to FF. (POR = 80H)

I		1				ı	1		1			T
11. Set Internal or External IREF	0	1	0	1	0	0	0	0	0	1	0	This command is to set internal or external IREF
resistor	0	1	0	*	*	*	*	*	D	A1	A0	resistor. (POR=00H)
12. Set Segment Re-map (ADC)	0	1	0	1	0	1	0	0	0	0	ADC	The right (0) or left (1) rotation. (POR = A0H)
13. Set Entire Display OFF/ON	0	1	0	1	0	1	0	0	1	0	D	Selects normal display (0) or Entire Display ON (1). (POR = A4H)
14. Set Normal/ Reverse Display	0	1	0	1	0	1	0	0	1	1	D	Normal indication (0) when low, but reverse indication (1) when high. (POR = A6H)
15.Multiplex Ration Mode Set	0	1	0	1	0	1	0	1	0	0	0	This command switches default 63 multiplex mode to
Multiplex Ration Data Set	0	1	0	*	*		1	Multiple	ex Rati	0	1	any multiplex ratio from 1 to 64. (POR = 3FH)
16. DC-DC Control Mode Set	0	1	0	1	0	1	0	1	1	O	1	This command is to control the DC-DC voltage DC-DC
DC-DC ON/OFF Mode Set	0	1	0	1	0	0	0	1	0	1	D	will be turned on when display on converter (1) or DC-DC OFF (0). (POR = 8BH)
17. Display OFF/ON	0	1	0	1	0	1	0		1	1	D	Turns on OLED panel (1) or turns off (0). (POR = AEH)
18. Set Page Address	0	1	0	1	0	1	1		Page A	Addres	s	Specifies page address to load display RAM data to page address register. (POR = B0H)


# **Command Table (Continued)**

0						Code						Famatian
Command	Α0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	- Function
19. Set Common Output Scan Direction	0	1	0	1	1	0	0	D	*	*	*	Scan from COM0 to COM [N - 1] (0) or Scan from COM [N -1] to COM0 (1). (POR = C0H)
20. Display Offset Mode Set	0	1	0	1	1	0	1	0	0	1	1	This is a double byte command which specifies
Display Offset Data Set	0	1	0	*	*			CC	Мх	•		the mapping of display start line to one of COM0-63. (POR = 00H)
21. Set Display Divide Ratio/Oscillator Frequency Mode Set	0	1	0	1	1	0	1	0	1	0	1	This command is used to set the frequency of the internal display clocks. (POR = 50H)
Divide Ratio/Oscillator Frequency Data Set	0	1	0	Osc	illator	Freque	ency	*	*	Divide	Ratio	
22. Dis-charge invalid Set	0	1	0	1	1	0	1	0			D	This command sets Dis-charge invalid or valid when the next line data is High(POR = D6H)
23. Dis-charge / Pre-charge Period Mode Set	0	1	0	1	1	0	1	1	0	0	1	This command is used to set the duration of the dis-charge and pre-charge
Dis-charge /Pre-charge Period Data Set	0	1	0	Dis	s-char	ge Peri	iod	Pr	e-char	ge Peri	iod	period. (POR = 22H)
24. Set Common pads hardware	0	1	0	1		0		1	0	1	0	This command is to set the common signals pad configuration to match the OLED panel hardware
configuration	0	1	0	0	0	0	D	0	0	1	0	layout. (POR =02H)
25. VCOM Deselect Level Mode Set	0	1	0		7	0	1	1	0	1	1	This command is to set the common pad output voltage
VCOM Deselect Level Data Set	0	1	0			V	COM (β	3 X VR	EF)			level at deselect stage. (POR = 35H)
26.Set row non –	0	1	0	1	1	0	1	1	1	0	0	This command is to set Line
overlap / SEG Hiz Period	0	1	0	SEG	Hiz P	eriod	Row	non-o\	/erlap	Period	t	overlap/SEG Hiz Period (POR = 00H)
27. Read-Modify-Write	0	1	0	1	1	1	0	0	0	0	0	Read-Modify-Write start.
28. End	0	1	0	1	1	1	0	1	1	1	0	Read-Modify-Write end.
29. NOP	0	1	0	1	1	1	0	0	0	1	1	Non-Operation Command
30. Write Display Data	1	1	0			٧	Vrite R	AM da	ta			
31. Read Status	0	0	1	BUSY	ON/ OFF			1	D			
32. Read Display Data	1	0	1			R	ead R	AM da	ta			


**Note:** Do not use any other command, or the system malfunction may result.

### 1. Power On and Initialization


## 1.1. Built-in DC-DC pump power is being used immediately after turning on the power:



## 1.2. External power is being used immediately after turning on the power:



# 1.3. Power Off



Power off sequence:



Note: There will be no damages to the display module if the power sequences are not met.



# **Absolute Maximum Rating\***

DC Supply Voltage (VDD1)0.3V to +3.6V
DC Supply Voltage (VDD2)0.3V to +4.8V
DC Supply Voltage (VPP)0.3V to +14.5V
Input Voltage0.3V to VDD1 + 0.3V
Operating Ambient Temperature40°C to +85°C
Storage Temperature55°C to +125°C

### \*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device under these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

### **Electrical Characteristics**

DC Characteristics (Vss = 0V, VDD1 = 1.65 - 3.5V TA =+25°C, unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
VDD1	Operating voltage	1.65	-	3.5	V	
VDD2	Operating voltage	2.2	-	4.7	V	
VPP (External)	OLED Operating voltage	6.4		14.0	>	
		5.5	6.4		V	VDD2=2.2V~3.2V,6.4V Mode, Maximum output loading =6mA (IREF = -18.75μA, Contrast $\alpha$ = 256)
Vpp	Charge Pump Output Voltage	7.0	7.4	-	٧	VDD2=2.9V~3.7V,7.4V Mode, Maximum output loading =12mA (IREF = -18.75 $\mu$ A, Contrast $\alpha$ = 256)
(Internal)	onarge i ump output voltage	8.6	9.0		V	VDD2=3.7V~4.5V,9.0V Mode, Maximum output loading =18mA (IREF = -18.75 $\mu$ A, Contrast $\alpha$ = 256)
		9.6	10.0		٧	VDD2=4.2V~4.7V,10.0V Mode, Maximum output loading =18mA (IREF = -18.75μA, Contrast $\alpha$ = 256)
ldd1	Dynamic current consumption 1	· •	7	600	μΑ	VDD1 = 3V, VDD2 = 3.7V, IREF = -18.75μA, Contrast $\alpha$ = 256, Internal charge pump OFF, Display ON, display data = All ON, No panel attached.
IDD2	Dynamic current consumption 2	-	-1	3.5	mA	VDD1 = 3V, VDD2 = 3.7V, IREF = -18.75 $\mu$ A, Contrast $\alpha$ = 256, internal charge pump ON, Display ON, Display data = All ON, No panel attached.
lPP	OLED dynamic current consumption			1.5	mA	VDD1 = 3V, VDD2 = 3.7V, VPP =9V(external), IREF = -18.75 $\mu$ A, Contrast $\alpha$ = 256, Display ON, display data = All ON, No panel attached. Connect charge pump capacitor
ISP	Sleep mode current consumption in VDD1 & VDD2	#		5	μА	During sleep, TA = +25°C, VDD1 = 3V, VDD2 = 3.0V.
15P	Sleep mode current consumption in VPP	-	-	5	μА	During sleep, TA = +25°C, VPP = 9V (External)
ISEG	Segment output current	-	-300	-	μА	VDD1 = 3V, VPP = 9V, IREF = -18.75 $\mu$ A, RLOAD = 20k $\Omega$ , Display ON. Contrast $\alpha$ = 256.
ISEG	Segment output current	-	-37.5	-	μΑ	VDD1 = 3V, VPP = 9V, IREF = -18.75 $\mu$ A, RLOAD = $20k\Omega$ , Display ON. Contrast $\alpha$ = 32.
∆lSEG1	Segment output current uniformity	-	-	±3	%	$\Delta$ ISEG1 = (ISEG - IMID)/IMID X 100% IMID = (IMAX + IMIN)/2 ISEG [0:131] at contrast $\alpha$ = 256.
∆lSEG2	Adjacent segment output current uniformity	-	-	±2	%	$\triangle$ ISEG2 = (ISEG [N] - ISEG [N+1])/(ISEG [N] + ISEG [N+1]) X 100% ISEG [0:131] at contrast $\alpha$ = 256.


# DC Characteristics (Continued)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition	
VIHC	High-level input voltage	0.8 X VDD1	-	VDD1	V	A0, D0 - D7, $\overline{RD}$ (E), $\overline{WR}$ (R/ $\overline{W}$ ), $\overline{CS}$ ,	
VILC	Low-level input voltage	Vss	-	0.2 X VDD1	V	CLS, CL, IM0~2 and RES .	
Vонс	High-level output voltage	0.8 X VDD1	=.	VDD1	V	Iон = -0.5mA (D0 - D7, and CL).	
Volc	Low -level output voltage	Vss	-	0.2 X VDD1	V	IoL = 0.5mA (D0, D2 - D7, and CL)	
Volcs	SDA low -level output	Vss		0.2 X VDD1	V	VDD1<2V   IoL=3mA (SDA)	
VOLCS	voltage	V 55	-	0.4	V	VDD1>2V	
lu	Input leakage current	-1.0	-	1.0	μΑ	VIN = VDD1 or Vss (A0, $\overline{RD}$ (E), $\overline{WR}$ (R/ $\overline{W}$ $\overline{CS}$ , CLS, IM0~2 and $\overline{RES}$ ).	
lHz	Hz leakage current	-1.0	-	1.0	μА	When the D0 - D7, and CL are in high impedance.	
fosc	Oscillation frequency	-	10	-	MHz	TA = +25°C.	
fFRM	Frame frequency for 64 Commons	-	120	-	Hz	When fosc = 10MHz, Divide ratio = 8, common width = 162 DCLKs.	
Ron1	Common switch resistance	-	16		Ω	Vpp=9V,Vcom= GND +0.4V	
Ron2	Common switch resistance	-	500		Ω	Vpp=9V,Vcom=0.770×Vpp-0.4V	



## **AC Characteristics**

# (1) System buses Read/Write characteristics 1 (For the 8080 Series Interface MPU)




(VDD1 = 1.65 - 3.5V, TA = +25°C)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
tCYC8	System cycle time	600	-	-	ns	
tAS8	Address setup time	0	-	-	ns	
tAH8	Address hold time	0	-	-	ns	
tDS8	Data setup time	80	-	-	ns	•
tDHW8	Write Data hold time	20	-	-	ns	
tDHR8	Read Data hold time	20	-	-	ns	
Тонв	Output disable time	-	-	140	ns	CL = 100pF
tACC8	RD access time	-	-	280	ns	CL = 100pF
tccLw	Control L pulse width (WR)	300	-	-	ns	
tcclr	Control L pulse width (RD)	300	-	-	ns	
tccнw	Control H pulse width (WR)	300	•		ns	
tcchr	Control H pulse width (RD)	300	- 4	<u> -                                   </u>	ns	
tr	Rise time	-		30	ns	
tF	Fall time	-		30	ns	
tcs8	Chip select setup time	0			ns	
tCSH8	Chip select hold time	40	-	-	ns	
tcshr8	Chip select hold time to read signal	40	-	A	ns	

 $(VDD1 = 2.4 - 3.5V, TA = +25^{\circ}C)$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
tcyc8	System cycle time	300	-	-	ns	
tAS8	Address setup time	0	-	-	ns	
tAH8	Address hold time	0	-	-	ns	
tDS8	Data setup time	40	-	-	ns	<b>A</b>
tDHW8	Write Data hold time	10	-	-	ns	
tDHR8	Read Data hold time	10	-	-	ns	
tон8	Output disable time	-	-	70	ns	CL = 100pF
tACC8	RD access time	-	-	140	ns	CL = 100pF
tccLw	Control L pulse width (WR)	150	-	-	ns	
tcclr	Control L pulse width (RD)	150	-	-	ns	
tccнw	Control H pulse width (WR)	150	•		ns	
tcchr	Control H pulse width (RD)	150	-		ns	
tr	Rise time	-	ā	15	ns	
tF	Fall time	-	-	15	ns	
tcs8	Chip select setup time	0			ns	
tCSH8	Chip select hold time	20	-	-	ns	
tcshr8	Chip select hold time to read signal	20	-		ns	

# (2) System buses Read/Write Characteristics 2 (For the 6800 Series Interface MPU)



 $(VDD1 = 1.65 - 3.5V, TA = +25^{\circ}C)$ 


Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
tCYC6	System cycle time	600	-	-	ns	
tAS6	Address setup time	0	-	-	ns	
tAH6	Address hold time	0	-	-	ns	
tDS6	Data setup time	80	-	-	ns	
tDHW6	Write Data hold time	20	-	-	ns	
tDHR6	Read Data hold time	20	-	-	ns	
toH6	Output disable time	-	-	140	ns	CL = 100pF
tACC6	Access time	-	-	280	ns	CL = 100pF
tewnw	Enable H pulse width (Write)	300	-	-	ns	
tewhr	Enable H pulse width (Read)	300	-	-	ns	
tewLw	Enable L pulse width (Write)	300	-	-	ns	
tewlr	Enable L pulse width (Read)	300	4	- 4	ns	
tr	Rise time	-	-	30	ns	
tF	Fall time	-	-	30	ns	
tCS6	Chip select setup time	0		-	ns	-
tCSH6	Chip select hold time	40	+		ns	
tCSHR6	Chip select hold time to read signal	40		-	ns	



 $(VDD1 = 2.4 - 3.5V, TA = +25^{\circ}C)$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
tCYC6	System cycle time	300	-	-	ns	
tAS6	Address setup time	0	-	-	ns	
tAH6	Address hold time	0	-	-	ns	
tDS6	Data setup time	40	-	-	ns	•
tDHW6	Write Data hold time	10	-	-	ns	
tDHR6	Read Data hold time	10	-	-	ns	
tон6	Output disable time	-	-	70	ns	CL = 100pF
tACC6	Access time	-	-	140	ns	CL = 100pF
tewnw	Enable H pulse width (Write)	150	-	-	ns	
tewhr	Enable H pulse width (Read)	150	-	-	ns	
tewLw	Enable L pulse width (Write)	150	-	-	ns	
tewlr	Enable L pulse width (Read)	150	4	4	ns	
tr	Rise time	-	-	15	ns	
tF	Fall time	-	-	15	ns	
tcs6	Chip select setup time	0	4	-4	ns	-
tCSH6	Chip select hold time	20	4		ns	•
tCSHR6	Chip select hold time to read signal	20		-	ns	

# (3) System buses Write characteristics 3 (For 4 wire SPI)




 $(VDD1 = 1.65 - 3.5V, TA = +25^{\circ}C)$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
tscyc	Serial clock cycle	100	4		ns	
tsas	Address setup time	60		<u> </u>	ns	
tsah	Address hold time	60			ns	
tsds	Data setup time	40		-4	ns	
tsdh	Data hold time	40	-	-	ns	
tcss	CS setup time	90	-	4	ns	
tcsн	CS hold time time	24			ns	
tshw	Serial clock H pulse width	40	#	-	ns	
tsLw	Serial clock L pulse width	40	- A	-	ns	
tr	Rise t <mark>ime</mark>	4	4	6	ns	
tF	Fall time	-4	7	6	ns	

 $(VDD1 = 2.4 - 3.5V, TA = +25^{\circ}C)$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
tscyc	Serial clock cycle	50	-	-	ns	
tsas	Address setup time	30	-	-	ns	
tsah	Address hold time	30	-	-	ns	
tsds	Data setup time	20	-	-	ns	
tsdh	Data hold time	20	1	-	ns	
tcss	CS setup time	45	1	-	ns	
tcsн	CS hold time time	12	1	-	ns	
tshw	Serial clock H pulse width	20	ı	-	ns	
tsLw	Serial clock L pulse width	20	ı	-	ns	
tr	Rise time	-	-	3	ns	
tF	Fall time	-	-	3	ns	

# (4) System buses Write characteristics 4(For 3 wire SPI)




 $(VDD1 = 1.65 - 3.5V, TA = +25^{\circ}C)$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
tscyc	Serial clock cycle	100	-	<b>—</b>	ns	
tsds	Data setup time	40	-	4	ns	
tsdh	Data hold time	40		-	ns	
tcss	CS setup time	90	+		ns	
tсsн	CS hold time time	24		-4	ns	
tshw	Serial clock H pulse width	40	- 4	-	ns	
tslw	Serial clock L pulse width	40	-	-	ns	
tr	Rise time	-	-	6	ns	
tF	Fall time	#		6	ns	

 $(VDD1 = 2.4 - 3.5V, TA = +25^{\circ}C)$ 

Symbol	Param <mark>ete</mark> r Parameter	Min.	Тур.	Max.	Unit	Condition
tscyc	Serial clock cycle	50	-	-	ns	
tsps	Data setup time	20	-	-	ns	
tsdh	Data hold time	20	-	-	ns	
tcss	CS setup time	45	-	-	ns	
tcsH	CS hold time time	12	-	ı	ns	
tshw	Serial clock H pulse width	20	-	ı	ns	
tsLw	Serial clock L pulse width	20	-	ı	ns	
tr	Rise time	-	-	3	ns	
tF	Fall time	-	-	3	ns	


# ( (5) I<sup>2</sup>C interface characteristics



 $(VDD1 = 1.65 - 3.5V, TA = +25^{\circ}C)$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
fscl	SCL clock frequency	DC	4	400	kHz	
TLOW	SCL clock Low pulse width	1.3	-	-	uS	
Тнісн	SCL clock H pulse width	0.6	-	-	uS	
TSU:DATA	data setup time	100	-	-	nS	
THD:DATA	data hold time	0	-	0.9	uS	
Tr	SCL <sup>,</sup> SDA ris <mark>e ti</mark> me	20+0.1Cb	-	300	nS	
TF	SCL , SDA fall time	20+0.1Cb	-	300	nS	
Cb	Capacity load on each bus line	-	-	400	pF	
Tsu:start	Setup timefor re-START	0.6	-	-	uS	
THD:START	START Hold time	0.6	-	-	uS	
Тѕи:ѕтор	Setup time for STOP	0.6	-	-	uS	
TBUF	Bus free times between STOP and START condition	1.3	-	-	uS	

# (6) Reset Timing



 $(VDD1 = 1.65 - 3.5V, TA = +25^{\circ}C)$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition	
tr	Reset time	-	-	2.0	μS		
trw	Reset low pulse width	10.0	-	-	μS		


 $(VDD1 = 2.4 - 3.5V, TA = +25^{\circ}C)$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
tr	Reset time	-	4	1.0	μS	
trw	Reset low pulse width	5.0	-	-	μS	

# **Application Circuit (for reference only)**

### **Reference Connection to MPU:**

1. 8080 series interface: (Internal oscillator, Built-in DC-DC)



Note:


 $\label{eq:c3-C5} \text{C3-C5} \; \text{,C7:} \; 4.7 \mu\text{F.} \; \; \text{C1, C2:} \; 0.22 \mu\text{F.}$ 

R1: about 310k $\Omega$  ( ISEG=300uA ) , R1 = (Voltage at IREF - Vss)/IREF

When VPP=9V, Contrast=255,IREF Resistor(R1) & IREF Table(Just for reference):


IREF Resistor (K)	IREF (uA)	ISEG(uA)
510	12.50	200
310	18.75	300
220	25.0	400
180	31.25	500

## 2. 6800 Series Interface: (Internal oscillator, Built-in DC-DC)



C3 - C5, C7: 4.7 $\mu$ F. C1, C2: 0.22 $\mu$ F R1: about 310k $\Omega$  (ISEG=300uA) , R1 = (Voltage at IREF - Vss)/IREF

## 3. Serial Interface(3-wire or 4-wire SPI): (Internal oscillator, External VPP, Max 14.0V)




### Note:

C3 - C5: 4.7µF

R1: about 310k $\Omega$  (ISEG=300uA) , R1 = (Voltage at IREF - Vss)/IREF  $\overline{WR}$  and  $\overline{RD}$  are not used in SPI mode, should fix to VSS or VDD1.

CS can fix to VSS in SPI mode.

### 4. I<sup>2</sup>C Interface: (Internal oscillator, Built-in DC-DC)



C3 - C5, C7: 4.7μF. C1, C2: 0.22μF.

R1: about 310k $\Omega$  (ISEG=300uA) , R1 = (Voltage at IREF - Vss)/IREF

The least significant bit of the slave address is set by connecting the input SA0 to either logic 0(VSS) or 1 (VDD1).

WR and RD are not used in I<sup>2</sup>C mode, should fix to VSS or VDD1.

CS can fix to VSS in I<sup>2</sup>C mode.

The positive supply of pull-up resistor must equal to the value of VDD1.

# **Ordering Information**

Part No.	Package
CH1116G	Gold bump on chip tray

# **SPEC Revision History**

Version	Content	Date
0.0	Original	Sep.2016
0.1	1. Modify Pump out voltage.(Page 29) 2. Modify SH1116: CH1116. 3. Modify IDD1.(Page 49) 4. Modify Alignment Mark Location(Page 6)	Nov.2016
0.2	1. Modify Oscillator Frequency of fOSC (Page 36) 2. Add horizontal scroll note(Page 27) 3. Modify Charge Pump Output Voltage test condition(Page 49) 4. Add RON1 and RON2 dc character (Page 50) 5. Delete Power on reset(Page 24) 6. Modify Adaptive Power Save(Page 37) 7. Add IREF note (Page 31)	Apr.2017

