

# Digital System Design Course

**Memory** 

Amin Foshati (/ˈfɒsˈhati/)

# Vector



Nets or reg data types can be declared as vectors (multiple bit widths).
 wire/reg [msb\_index : lsb\_index] identifier;

Access to parts of a vector

bus[2:0] // Three least significant bits of vector bus
busA[7] // bit # 7 of vector busA
virtual\_addr[0:1] // Two most significant bits of vector virtual\_addr



### Homework

Simulate the following code and pay attention to errors.

```
module example_vector;
 reg [15:0] data_1;
 reg [0:15] data_2;
 initial
 begin
         data_1 = 16'h23AF;
         data_2 = 16'h01BC;
         $display("data_1[7:0] = %h", data_1[7:0]);
         $display("data_1[8:15] = %h", data_1[8:15]);
         $display("data_2[0:7] = %h", data_2[0:7]);
         $display("data_2[15:8] = %h", data_2[15:8]);
 end
endmodule
```





Simulate the following code and pay attention to errors.

```
module example_vector;
 reg [15:0] data_1;
 reg [0:15] data_2;
 initial
 begin
         data 1 = 16'h23AF;
         data_2 = 16'h01BC;
         $display("data_1[7:0] = %h", data_1[7:0]);
         $display("data_1[8:15] = %h", data_1[8:15]);
         $display("data_2[0:7] = %h", data_2[0:7]);
         display("data 2[15:8] = \%h", data 2[15:8]);
 end
```

\*\* Error: (vlog-3373) Range of part-select [8:15] into 'data 1' [15:0] is reversed. \*\* Error: (vlog-3373) Range of part-select [15:8] into 'data 2' [0:15] is reversed.

### **Array**

- •In Verilog, we can create and use array.
  - useful for modeling memory.

```
<type> [size] <variable_name> <elements>;

type => reg, integer, time, real, wire
```

### Example:

integer count[0:7]; // An array of 8 integer count variables count[5] = 0; // Reset 6th element of the array of count variables

### **Array Example**

- time chk\_point[1:100]; // Array of 100 time checkpoint variables
- chk\_point[100] = 0; // Reset 100th time check point value
- reg [4:0] port\_id[0:7]; // Array of 8 port\_ids; each port\_id is 5 bits wide
- port\_id[3] = 0; // Reset 3rd element (a 5-bit value) of port\_id array.
- port\_id = 0; // Illegal syntax Attempt to write the entire array

## Array vs. Vector (Verilog)

```
module test;
 reg [0:9] x;
reg [0:9] y;
 initial
 begin
  x[6]=1'b1;
  x[7]=1'b0;
  y[6:7]=x[6:7]; //it is OK
 end
endmodule
```


```
module test;
 integer x[0:9];
 integer y[0:9];
 initial
 begin
  x[7]=13;
  x[6]=10;
  y[6:7]=x[6:7]; //illegal
 end
endmodule
```


### Array vs. Vector (Verilog)

```
module test;
 reg [0:9] x;
 reg [0:9] y;
 initial
 begin
  x[6]=1'b1;
  x[7]=1'b0;
  y[6:7]=x[6:7]; //it is OK
 end
endmodule
```

```
module test;
 integer x[0:9];
 integer y[0:9];
 initial
 begin
  x[7]=13;
  x[6]=10;
  y[6:7]=x[6:7]; //illegal
 end
endmodule
```

### Set Filetype to SystemVerilog





### Array vs. Vector (SystemVerilog)

```
module test;
 reg [0:9] x;
 reg [0:9] y;
 initial
 begin
  x[6]=1'b1;
  x[7]=1'b0;
  y[6:7]=x[6:7]; //it is OK
 end
endmodule
```

```
module test;
 integer x[0:9];
 integer y[0:9];
 initial
 begin
  x[7]=13;
  x[6]=10;
  y[6:7]=x[6:7]; //it is OK
 end
endmodule
```


### **Multidimensional Array**

- In the Verilog 1995 standard,
  - it is only possible to create one dimensional arrays
- In the Verilog 2001 standard,
  - Multi-dimensional arrays can also be declared with any number of dimensions.

### • Example:


- integer matrix[4:0][0:255]; // Two dimensional array of integers
- matrix[1][0] = 33559; // Set value of element indexed by [1][0] to 33559
- reg [63:0] array\_4d [15:0][7:0][7:0][255:0]; //Four dimensional array
- $array_4d[0][0][0][0][15:0] = 0$ ; //Clear bits 15:0 of the register accessed by indices [0][0][0][0]
- matrix [1] = 0; // Illegal syntax

# Multidimensional Array (Continue)




// A memory of 8 one-bit elements reg Amem [7:0];







// A two-dimensional memory of one-bit elements **reg** Bmem [7:0] [0:3];



// A memory of four 8-bit words reg [7:0] Cmem[0:3];



// A two-dimensional memory of 3-bit elements reg[2:0] Dmem [0:3] [0:4];



# Memory

### Memory

- Memories are modeled in Verilog simply as a one-dimensional array of registers.
- Example:
  - reg mem1bit[0:1023]; // Memory mem1bit with 1K 1-bit words
  - reg [7:0] membyte[0:1023]; // Memory membyte with 1K 8-bit words(bytes)
  - membyte[511] // Fetches 1 byte word whose address is 511

### **Initializing Memories**


- System Tasks
  - \$readmemb
    - for binary representation of memory content
  - \$readmemh
    - for hex representation of memory content
- Example:
  - \$readmemb("file\_name",mem\_array,start\_addr,stop\_addr);

### content of memory file:

```
1100_1100 // This is first address i.e 8'h00 1010_1010 // This is second address i.e 8'h01
```

### RAM


- RAM is a kind of random-access memory that allows multiple reads or writes at or near the same time.
  - single-ported RAM
    - Allow one access at a time
  - RAM Width
  - RAM Depth



```
module mem(input [8:0] addr, input we, rst, clk, inout [15:0] data);

reg [15:0] mem[0:511];
...
Width
```

endmodule





```
module mem(input [8:0] addr, input we, rst, clk, inout [15:0] data);

reg [15:0] mem[0:511];
...

Width
16
```

#### endmodule






```
module mem(input [8:0] addr, input we, rst, clk, inout [15:0] data);
         reg [15:0] mem[0:511];
         reg [15:0] read data;
         assign data = !we ? read data : 16'bz;
                                                                            Width
         always @(posedge clk) begin
                                                                             16
                 if (we) mem[addr] <= data;</pre>
                                                                addr
         end
                                                                            RAM
                     \overline{\text{we}}
 endmodule
                         read data
                                                               data
                                            Memory
data
                                                          addr
                                                                            we rst clk
                    we
                                                                                       19
```

```
module mem(input [8:0] addr, input we, rst, clk, inout [15:0] data);
       reg [15:0] mem[0:511];
       reg [15:0] read data;
                                                                      Width
       assign data = !we ? read data : 16'bz;
                                                                       16
       always @(posedge clk) begin
                                                          addr
              if (rst) read data <= {16{1'b0}};</pre>
                                                                      RAM
              else if (we) mem[addr] <= data;</pre>
              else read data <= mem[addr];</pre>
                                                          data
       end
endmodule
               Single-Port Synchronous Read & Write RAM
                                                                      we rst clk
```

### RAM Example (Parameter)

```
module mem
#(parameter WIDTH = 16, parameter ADDR WIDTH = 9)
(input [ADDR WIDTH-1:0] addr, input we, rst, clk, inout [WIDTH-1:0] data);
          reg [WIDTH-1:0] mem[0:2**ADDR WIDTH - 1];
          reg [WIDTH-1:0] read data;
          assign data = !we ? read data : 16'bz;
          always @(posedge clk) begin
                    if (rst) read_data <= {16{1'b0}};</pre>
                    else if (we) mem[addr] <= data;</pre>
                    else read data <= mem[addr];</pre>
          end
```



### Homework

 Develop a single-port asynchronous read RAM with single-port asynchronous read/write.

