

1. Minimization




Original state diagram

- 2. Some definitions
 - a. Equivalent
 - b. Successor
 - c. Block
 - d. Partition
- 3. Partition minimization procedure
 - a. Will use the unminimized edge detector FSM for the rest of this example



b. P_1

c. P₂




 $d. \quad P_3$

e. Further partitions

f. Look at P₄ now

g. Now use this to create minimized state diagram



4. Implementing the minimized FSM

Drocont State	Next	Output	
Present State	<i>x</i> = 0	x = 1	Z
i	0	1	0
0	00	01	0
1	10	11	0
00	00	01	0
01	10	01	1
10	00	01	1
11	10	11	0

Original state table

Present State	Next	State	Output z
	<i>x</i> = 0	<i>x</i> = 1	
i			
0			
1			
01			
10			

Minimized state table



a. Next, assign binary codes in state transition table

Present State	Next	Output	
Present State	<i>x</i> = 0	x = 1	Z
i	0	1	0
0	0	01	0
1	10	1	0
01	10	1	1
10	0	01	1

Duesent State	Binary		Present State		Input	Ne	Next State		Output
Present State	Code	A	В	С	X	A'	B'	C'	Z
i	000								
i	000								
0	001								
0	001								
1	010								
1	010								
01	011								
01	011								
10	100								
10	100								

Present State Binary		Pres	Present State		Input	Next State		ate	Output
Present State	Code	Α	В	С	х	A'	B'	C'	Z
i	000	0	0	0	0	0	0	1	0
i	000	0	0	0	1	0	1	0	0
0	001	0	0	1	0	0	0	1	0
0	001	0	0	1	1	0	1	1	0
1	010	0	1	0	0	1	0	0	0
1	010	0	1	0	1	0	1	0	0
01	011	0	1	1	0	1	0	0	1
01	011	0	1	1	1	0	1	0	1
10	100	1	0	0	0	0	0	1	1
10	100	1	0	0	1	0	1	1	1

- b. Create K-maps for each flip flop based on input and present state
- c. Create a K-Map based on flip-flops to determine the output combinational circuit

A'		AB						
		00 01 11 10						
	00							
Cx	01							
	11							
	10							

B'		AB						
		00 01 11 10						
	00							
C	01							
Cx	11							
	10							

<i>C</i> '		AB						
		00 01 11 10						
	00							
C	01							
Cx	01 11							
	10							

\boldsymbol{Z}		AB						
		00 01 11 10						
C	0							
С	1							