




















SMS / SMS2 50-pin cartridge edge, drawn by function (finger numbers on the pins).
Odd pins face even pins (2k-1 over 2k). ASSUMED, verify on a real cart PCB: odd pins on the component side, pin 1 at the RIGHT seen from that side with the fingers down.
Unused console outputs (left) are open. /CONT and /BUSREQ end on test pads TP5 / TP6 only.







fujinet-firmware pico/sms sms_carth: sms_glue_oe(), sms_glue_we(), RD, WR, CE = the console's /RD, /WR, /CE asserted; GAME, MBOX, RAM_WE, LOAD = RP GPIO38, 35, 39, 40; PWR_OK = console +5V present.

CEP_N = !(CE & PWR_OK) [U4D, U8A]
WIN8 = A15 & !A14 & !A13, the \$8000-\$9FFF load window [U4E, U6B]
MBA_N = !(MBOX & A13 & A12) [U7A]; MBA = !MBA_N [U4F]
SLOT2_NM = A15 & !A14 & MBA_N; slot 2 less the live mailbox arena [U6C]
OE_ADDR = !A15 | SLOT2_NM = !HIGH16 & !(MBOX & ARENA) [U8C, U8D]
WE_LOAD = RD & CEP & LOAD & WIN8 [U8B, U5A]
WE_RAM = WR & CEP & RAM_WE & SLOT2_NM [U7B, U5B]
SRAM /WE = !(WE_LOAD | WE_RAM) [U5C]; /RD and /WR are two gates from /WE
SRAM /OE = !(RD & CEP & GAME & OE_ADDR) [U6A, U7C]
SRAM U3 /CE = !SA19 [U4C]; SRAM U2 /CE = SA19

tools/check_glue.py evaluates this netlist against the firmware's own C functions for every input combination.

