



Directory-based Coherence Protocol



1 modified bit for each cache block in memory

1 presence bit for each processor, each cache block in memory

Directory-based Coherence Protocol (Limited Dir)




1 modified bit for each cache block in memory

Presence encoding is NULL or not


Encoded Present bits ($\lg_2 N$),
each cache line can reside in **2 processors in this example**

Distributed Directory Coherence Protocol




- Centralized directory is less scalable (contention)
- Distributed shared memory (DSM) for a large MP system
- Interconnection network is no longer a shared bus
- Maintain cache coherence (CC-NUMA)
- Each address has a "home" node

Directory Coherence Protocol: Read Miss




Data Z is shared
(clean)

Directory Coherence Protocol: Read Miss



Directory Coherence Protocol: Write Miss



Write Z can proceed in P0