

# **Directory-based Coherence Protocol**




1 modified bit for each cache block in memory

1 presence bit for each processor, each cache block in memory

#### **Directory-based Coherence Protocol (Limited Dir)**




### **Distributed Directory Coherence Protocol**




- Centralized directory is less scalable (contention)
- Distributed shared memory (DSM) for a large MP system
- Interconnection network is no longer a shared bus
- Maintain cache coherence (CC-NUMA)
- Each address has a "holinge" 511 Computer Architecture

## **Directory Coherence Protocol: Read Miss**



Data Z is shared (clean)



Data Data Zeiar Distyared by 3 nodes

# **Directory Coherence Protocol: Write Miss** Miss Z (write) \$ Inharbidiatete Memc ry Memory Memory Go to Home Node Respond w@harers Interconnection Network

Write Z can proceed in P0