
Cache Memories

Instruction and Data Caches





Why Do We Do This?



- Bandwidth: lets us access instructions and data in parallel
- Most programs don't modify their instructions
- I-Cache can be simpler than D-Cache, since instruction references are never writes
- Instruction stream has high locality of reference, can get higher hit rates with small cache
 - Data references never interfere with instruction references

Cache Performance Example

- Given
 - I-cache miss rate = 2%
 - D-cache miss rate = 4%
 - Miss penalty = 100 cycles
 - Base CPI (ideal cache) = 2
 - Load & stores are 36% of instructions


What is the actual CPI?

3-Level Cache Organization

	Intel Nehalem	AMD Opteron X4
L1 caches (per core)	L1 I-cache: 32KB, 64-byte blocks, 4-way, approx LRU replacement, hit time n/a L1 D-cache: 32KB, 64-byte blocks, 8-way, approx LRU replacement, write-back/allocate, hit time n/a	L1 I-cache: 32KB, 64-byte blocks, 2-way, LRU replacement, hit time 3 cycles L1 D-cache: 32KB, 64-byte blocks, 2-way, LRU replacement, write-back/allocate, hit time 9 cycles
L2 unified cache (per core)	256KB, 64-byte blocks, 8-way, approx LRU replacement, write-back/allocate, hit time n/a	512KB, 64-byte blocks, 16-way, approx LRU replacement, write-back/allocate, hit time n/a
L3 unified cache (shared)	8MB, 64-byte blocks, 16-way, replacement n/a, write-back/allocate, hit time n/a	2MB, 64-byte blocks, 32-way, replace block shared by fewest cores, write- back/allocate, hit time 32 cycles

n/a: data not available

Microarchitecture of Cache Memories



Why This Organization?

- - Allows tag array to be faster than data array
 - Tag array is smaller
 - Don't really need output of data array until hit/miss detection complete
 - Overlap some of data array access time with hit/miss detection
 - Also integrates well with virtual memory, as we'll see

Virtual Memory



- Virtual memory separation of logical memory from physical memory.
 - Only a part of the program needs to be in memory for execution. Hence, logical address space can be much larger than physical address space.
 - Allows address spaces to be shared by (or threads).
 - Allows more efficient process creat
- Main memory is like a cache to the hard disc!
- Virtual memory can be implemented via.
 - Demand paging
 - Demand segmentation

Virtual Address



- The concept of a virtual (or logical) address space that is bound to a separate physical address space is central to memory management
 - Virtual address: generated by the CPU
 - Physical address: seen by the memory
- Virtual and physical addresses are the same in compiletime and load-time address-binding schemes; virtual and physical addresses differ in execution-time addressbinding schemes

Advantages of Virtual Memory



Translation:

- Program can be given consistent view of memory, even though physical memory is scrambled
- Only the most important part of program ("Working Set") must be in physical memory
- Contiguous structures (like stacks) use only as much physical memory as necessary yet grow later

Advantages of Virtual Memory



Protection:


- Different threads (or processes) protected from each other.
- Different pages can be given special behavior
 - (Read Only, Invisible to user programs, etc).
- Kernel data protected from User programs
- Very important for protection from malicious programs
 Far more "viruses" under Microsoft Windows

Sharing:

 Can map same physical page to multiple users ("Shared memory")


Use of Virtual Memory






12

Virtual vs. Physical Address Space





Mapping Virtual to Physical Address



Physical Address

Design considerations



- Main memory is about 100,000× faster than disk
 - Pages should be large enough to try to amortize the high access time
 - 4KB to 16MB in real systems
 - Reduce page fault rate!
 - Allow fully associative placement of pages in memory
 - Page faults can be handled in software
 - Can use clever algorithms for choosing how to place pages
 - Write-through will not work well for VM
 - Use write-back


Question



- How to search the fully associative pages?
 - A full search is impractical
 - Use a table, page table, that indexes the memory
- Page table
 - The page table is indexed with the page number from the virtual address to find the corresponding physical page number
 - To indicate the location of the page table, the page table register points to the start of the page table
 - Each program has its own page table
 - Provide protection of one program from another

Translation w/ Single-Level Page Table





page table base register page table entry virtual page number physical page number

Page Table Structure Examples



- One-to-one mapping, space?
 - Large pages → Internal fragmentation (similar to having large line sizes in caches)
 - Small pages → Page table size issues

Example:

64 bit address space, 4 KB pages (12 bits), 512 MB (29 bits) RAM


Number of pages = $2^{64}/2^{12} = 2^{52}$ (The page table has as many entrees)

Each entry is \sim 4 bytes, the size of the Page table is 2^{54} Bytes = 16 Petabytes!

Can't fit the page table in the 512 MB RAM!

TLB – a Cache for Page Table Entries





Typical values for a TLB



- TLB size: 16-512 entries
- Block size: 1-2 page table entries (4-8 bytes each)
- Hit time: 0.5-1 clock cycle
- Miss penalty: 10-100 clock cycles
- Miss rate: 0.01-1%


Caches and Virtual Memory



- Do we send virtual or physical addresses to the cache?
 - Virtual → faster, because don't have to translate
 - Issue: Different programs can reference the same virtual address, either creates security/correctness hole or requires flushing the cache every time you context switch
 - Physical → slower, but no security issue
- Actually, there are four possibilities
 - VIVT: Virtually-indexed Virtually-tagged Cache
 - PIPT: Physically-indexed Physically-tagged Cache
 - VIPT: Virtually-indexed Physically-tagged Cache
 - PIVT: Physically-indexed Virtually-tagged Cache

Virtually Indexed, Virtually Tagged


- - Fast cache access
 - Only require address translation upon miss
 - Issues
 - Homonym
 - Same VA maps to different PAs upon context switch
 - Synonym (also a problem in VIPT)
 - Different VAs map to the same PA when data is shared by multiple processes








Slower, always translate address before accessing memory




Virtually-Indexed Physically-Tagged



- Gain benefit of a VIVT and PIPT
 - Very common in commercial processors
 - Parallel Access to TLB and VIPT cache
- Issues
 - Synonym as VIVT; no homonym




Deal w/ Synonym in VIPT Cache




Synonym in VIPT Cache

- if two VPNs do not differ in a then there is no synonym problem, since they will be indexed to the same set of a VIPT cache
- imply # of sets cannot be too big
- max number of sets = page size / cache line size
 - ✓ ex: 4KB page, 32B line, max set = 128
- a complicated solution in MIPS R10000



R10000's Solution to Synonym

32KB 2-Way virtually-indexed L1




direct-mapped physical L2


a= VPN[1:0] stored as part of L2 cache Tag


- L2 is *Inclusive* of L1
- VPN[1:0] is appended to the "tag" of L2
- given two virtual addresses VA1 and VA2 that differs in VPN[1:0] and both map to the same physical address PA
 - suppose VA1 is accessed first so blocks are allocated in L1&L2
 - what happens when VA2 is referenced?
 - 1 VA2 indexes to a different block in L1 and misses
 - 2 VA2 translates to PA and goes to the same block as VA1 in L2
 - 3. tag comparison fails (since $\frac{VA1}{1:0} \neq \frac{VA2}{1:0}$)
 - 4. treated just like as a L2 conflict miss ⇒ VA1's entry in L1 is ejected (or dirty-written back if needed) due to inclusion policy

Deal w/ Synonym in MIPS R10000




Deal w/ Synonym in MIPS R10000





Putting it all together





Another example



Virtual Memory Address width:32 bits Page size:1 K bytes Single level page table Physical Memory 32 bit physical address space Cache Block size:16 bytes Cache size:1 K bytes Associativity:Direct mapped Translation Lookaside Buffer Number of translations:64 Associativity:Direct mapped

2/17/2024 2-Level TLB Organization

later		100	
1			
Ç.			
7			

	Intel Nehalem	AMD Opteron X4
Virtual addr	48 bits	48 bits
Physical addr	44 bits	48 bits
Page size	4KB, 2/4MB	4KB, 2/4MB
L1 TLB (per core)	L1 I-TLB: 128 entries for small pages, 7 per thread (2×) for large pages L1 D-TLB: 64 entries for small pages, 32 for large pages Both 4-way, LRU replacement	L1 I-TLB: 48 entries L1 D-TLB: 48 entries Both fully associative, LRU replacement
L2 TLB (per core)	Single L2 TLB: 512 entries 4-way, LRU replacement	L2 I-TLB: 512 entries L2 D-TLB: 512 entries Both 4-way, round-robin LRU
TLB misses	Handled in hardware	Handled in hardware

3-Level Cache Organization

	Intel Nehalem	AMD Opteron X4
L1 caches (per core)	L1 I-cache: 32KB, 64-byte blocks, 4-way, approx LRU replacement, hit time n/a L1 D-cache: 32KB, 64-byte blocks, 8-way, approx LRU replacement, write-back/allocate, hit time n/a	L1 I-cache: 32KB, 64-byte blocks, 2-way, LRU replacement, hit time 3 cycles L1 D-cache: 32KB, 64-byte blocks, 2-way, LRU replacement, write-back/allocate, hit time 9 cycles
L2 unified cache (per core)	256KB, 64-byte blocks, 8-way, approx LRU replacement, write-back/allocate, hit time n/a	512KB, 64-byte blocks, 16-way, approx LRU replacement, write-back/allocate, hit time n/a
L3 unified cache (shared)	8MB, 64-byte blocks, 16-way, replacement n/a, write-back/allocate, hit time n/a	2MB, 64-byte blocks, 32-way, replace block shared by fewest cores, write-back/allocate, hit time 32 cycles

n/a: data not available