

# Pipelining

### Stalling for Branch Hazards



#### Data Hazards for Branches

• If a comparison register is a destination of 2<sup>nd</sup> or 3<sup>rd</sup> preceding ALU instruction




Can resolve using forwarding

2/1/2024

#### Data Hazards for Branches


- If a comparison register is a destination of preceding ALU instruction or 2<sup>nd</sup> preceding load instruction
  - Need 1 stall cycle



2/1/2024


#### Data Hazards for Branches

- If a comparison register is a destination of immediately preceding load instruction
  - Need 2 stall cycles



2/1/2024


### Stalling for Branch Hazards



## Types of Branches

	Conditional	Unconditional
Direct	if - then- else for loops (bez, bnez, etc)	procedure calls (jal) goto (j)
Indirect		return (jr) virtual function lookup function pointers (jalr)

### **Categorizing Branches**



Source: H&P using Alpha

#### **Branch Hazard Resolutions**

#1: stall until branch direction is clear (🕾)

#2: static branch prediction

- predict branch Not Taken (fall through, as shown in previous slide)
  - o execute successor instructions in sequence
  - o "squash" instructions in pipeline if branch actually taken
  - o PC+4 already calculated, so use it to get next instruction
- predict branch Taken
  - o but haven't calculated branch target address
  - o might incur branch penalty

#3: dynamic branch prediction

will talk about it later today

#### What happens when a branch is predicted?

- On mispredict:
  - No speculative state may commit
    - Squash instructions in the pipeline
    - Must not allow stores in the pipeline to occur
      - Cannot allow stores which would not have happened to commit
    - Need to handle exceptions appropriately

### **Alternative Branch Hazard Resolutions**


#### #4 delayed branch

delay branch to take place after a following instruction

```
branch instruction
sequential successor<sub>1</sub>
sequential successor<sub>2</sub>
.....
sequential successor<sub>n</sub>
branch target if taken
```

1 slot delay allows proper decision and will get branch target address (next page)

# Filling Branch Delay Slot



we can just insert a nop instruction


@ 0000 Floories Colones (LICA). All sights recommen


#### Will Prediction Work and Predict What?

- Direction (1-bit)
  - single direction for unconditional jumps and calls/returns
  - binary for conditional branches
- Target (32-bit or 64-bit addresses)
  - one
    - Uni-directional jumps
  - two
    - o fall through (not Taken) vs. taken
  - many:
    - o function pointer or indirect jump (e.g., jr r31)




## Simplest Dynamic Branch Predictor





### **FSM** of the Simplest Predictor

- A 2-state machine
- Change mind fast




- If branch taken
- → If branch not taken
- O Predict not taken
- 1) Predict taken


# Example using 1-bit branch history table

```
for (i=0; i<4; i++) {
....
}
```

```
addi r10, r0, 4
addi r1, r1, r0
L1:
... ...
addi r1, r1, 1
bne r1, r10, L1
```




## 2-bit Sat. Up/Down Counter Predictor



### Example using 2-bit up/down counter

```
for (i=0; i<4; i++) {
....
}
```


```
addi r10, r0, 4
addi r1, r1, r0
L1:
......
addi r1, r1, 1
bne r1, r10, L1
```



#### **Branch Correlation**


- Branch direction
  - Not independent & correlated to the path taken
- Example: path 1-1 of b3 can be surely known beforehand
- Track path using a 2-bit register

#### code snippet




### **Correlated Branch Predictor**

- (M,N) correlation scheme
  - M: shift register size (# bits)
  - N: N-bit counter




2-bit sat. counter scheme

[Branch Correlation, ASPLOS'92]




#### **Two-Level Branch Predictor**

- Generalized correlated branch predictor
  - 1st level keeps branch history in branch hist reg (BHR)
  - 2<sup>nd</sup> level keeps pattern history in pattern hist. tab. (PHT)



### **Two-Level Branch Predictor**



Yeh&patt'92

### **Branch History Register**

```
Initialization value (0 or 1)
                  New history
Old history
        00000
                               1: branch is taken
                               0: branch is not-taken
      History length
    New BHR = old BHR<<1 | (br_dir)
      Example
                    BHR: 00000
                           → BHR 00001
      Br1: taken
      Br 2: not-taken
                           → BHR 00010
                           → BHR 00101
      Br 3: taken
```

### Why Does Global Predictor Work?

• Branches are correlated

Branch X: if (cond1)


. . . .

Branch Y: if (cond 2)

. . . .


Branch Z: if (cond 1 and cond 2)

Branch X	Branch Y	Branch Z
1	0	0
1	1	1
0	1	0
0	0	0



PHT

### **Gshare Branch Predictor**



McFarling'93

Predictor size: 2^(history length)\*2bit