# mp\_pipeline

Part 1

### Overview (MP)

Implementation of a pipelined processor that is mostly\* RV32I compliant

#### Questions?

- Always refer to README/GUIDE.md first
- RISC-V Manual (ch. 2, 19, 20)
- P&H Computer Organization and Design (RISC-V ed.): Chapter 4
- Office hours/Campuswire

<sup>\*</sup> You will not be required to implement FENCE\*, ECALL, EBREAK, and CSRR\* instructions.

### Overview (Checkpoint 1)

- No control flow instructions (branches & jumps)
  - No flushing
- No loads/stores
- No hazards
  - No stalls, or forwarding
- Single-cycle memory delay
- This means ALU instructions only for this checkpoint!

### Top-level Interface

```
i/dmem_address[31:0]
dmem_wdata[31:0]
i/dmem_rdata[31:0]
dmem_wmask[3:0]
i/dmem_rmask[3:0]
i/dmem_resp

RV32I Processor

clk
rst
```


#### Memory Alignment

- Memory access must be 4-byte aligned
- Use mask to indicate validity of byte



## Memory Interface

- Simulating pipelined cache behavior
  - Incurring one cycle delay (more on this later)



## Why pipeline?

	Clock Frequency	Throughput (IPC)
Single-cycle	Low	High
Multi-cycle	High	Low
Pipeline	High	High


#### Pipeline Stages

#### 5-stage pipeline

- Fetch
- Decode
- Execute/ALU
- Memory
- Writeback/commit

Each stage takes one clock cycle


Works in parallel (on different instructions)



#### Pipeline Stages (Fetch)

#### Fetch


- Send request to memory for instruction
- Determine what the possible\* next PC is
- DOES NOT receive memory response



#### Pipeline Stages (Decode)

#### Decode

- Receives response from memory
- Decodes the instruction
  - opcode?
  - registers?
  - Immediates?
- Create all control signals for later stages
  - Control words




#### Pipeline Stages (Execute & Memory)

#### Execute/ALU

- Performs all necessary calculations
  - ALU
  - CMP
  - Multiplier (M-extension)

#### Memory


Send request to data memory



#### Pipeline Stages (Writeback/Commit)

#### Writeback/Commit

- Receives memory response (if any)
- Commits (writes) instruction results to registers/architectural state




#### Writing your own tests


- Only reg-reg and reg-imm ALU instructions
  - i.e. add(i), and(i), sll(i), slt(i), etc.
- No forwarding
  - Insert nops between instructions that have dependencies
  - No need for nops for independent instructions
- Refer to testcode/cp1 example.s

How to write test codes that avoid hazards?

x1	0x0A
x2	0x0B
х3	0x0C




How to write test codes that avoid hazards?



Need forwarding to resolve. For this checkpoint, you will not be tested on it.


How to write test codes that avoid hazards?

x1	0x0A
x2	0x0B
х3	0x0C




How to write test codes that avoid hazards?

x1	0x0A
x2	0x0B
х3	0x0C




How to write test codes that avoid hazards?



Writes back the correct value

How to write test codes that avoid hazards?



## Using mp\_verif Random Testbench

- Copy over random\_tb, randinst, instr\_cg
- Different interface (dual port)
- Add nops

ALUOp

Instruction

[11-7]

## Advice on how to organize your RTL

```
if_id_t if id reg, if id reg next;
                                             typedef struct packed {
                                                  logic [31:0]
                                                                   inst:
always_ff @(posedge clk) begin
                                                  logic [31:0]
                                                                   pc;
 if id reg <= if id reg next;
                                                  logic [63:0]
                                                                   order;
end
                                                  ctrl word t
                                                                   cword:
                                             } id ex reg t;
id_stage id stage i(
 .if id(if id reg),
                                             typedef struct packed {
 .id ex(id ex reg next)
                                                  alu m1 sel t alu m1 sel;
                                             } ctrl word t;
```

#### **RVFI** Monitor

- Runs a golden processor in parallel to check your commits
- Verifies architectural states
- DOES NOT verify memory states (Use spike)
- Uses signals generated through the pipeline
  - The final signal resides in writeback stage
- Put your hierarchical reference in hvl/rvfi\_reference.json
  - Starts with dut.
  - Ex. dut.wb\_stage.rs1
- Refer to <a href="rvfi.md">rvfi.md</a> for the purpose of each signal
- Use x0 for those instruction that does not use a register, both read and write

#### Spike

- Golden software model
- Produces golden commit log
- Compare against your own commit log
  - **Produced by** monitor.sv

# Questions?