



Pipelining

Stalling for Branch Hazards



Data Hazards for Branches


- If a comparison register is a destination of 2nd or 3rd preceding ALU instruction



- Can resolve using forwarding


Data Hazards for Branches

- If a comparison register is a destination of preceding ALU instruction or 2nd preceding load instruction
 - Need 1 stall cycle




Data Hazards for Branches

- If a comparison register is a destination of immediately preceding load instruction
 - Need 2 stall cycles




Stalling for Branch Hazards



Types of Branches

	Conditional	Unconditional
Direct	if - then- else for loops (bez, bnez, etc)	procedure calls (jal) goto (j)
Indirect		return (jr) virtual function lookup function pointers (jalr)

Categorizing Branches



Source: H&P using Alpha

Branch Hazard Resolutions

#1: stall until branch direction is clear (☹)

#2: static branch prediction

- ⦿ predict branch Not Taken (fall through, as shown in previous slide)
 - execute successor instructions in sequence
 - “squash” instructions in pipeline if branch actually taken
 - PC+4 already calculated, so use it to get next instruction
- ⦿ predict branch Taken
 - but haven’t calculated branch target address
 - might incur branch penalty

#3: dynamic branch prediction

- ⦿ will talk about it later today

What happens when a branch is predicted?

- On mispredict:
 - No speculative state may commit
 - Squash instructions in the pipeline
 - Must not allow stores in the pipeline to occur
 - Cannot allow stores which would not have happened to commit
 - Need to handle exceptions appropriately

Alternative Branch Hazard Resolutions

#4 delayed branch

- ◉ delay branch to take place after a following instruction

branch instruction

sequential successor₁

sequential successor₂


.....

sequential successor_n

branch target if taken

- ◉ 1 slot delay allows proper decision and will get branch target address (next page)

Filling Branch Delay Slot



- This is a compiler optimization.
- The instruction in the delay slot will always be executed.
- From before: the instruction will be executed anyway
- From target: will get benefit if the branch is taken
- From fall-through: will get benefit if the branch is not taken

make sure R7 will not be used in taken path before redefined

- If compiler cannot find a useful instruction, there is nothing we can do, we can just insert a nop instruction¹²

Will Prediction Work and Predict What?

- Direction (1-bit)
 - ⊙ single direction for unconditional jumps and calls/returns
 - ⊙ binary for conditional branches
- Target (32-bit or 64-bit addresses)
 - ⊙ one
 - Uni-directional jumps
 - ⊙ two
 - fall through (not Taken) vs. taken
 - ⊙ many:
 - function pointer or indirect jump (e.g., jr r31)



Simplest Dynamic Branch Predictor

- Prediction based on latest outcome
- Index by some bits in the branch PC
 - ⦿ aliasing


```
for (i=0; i<100; i++) {  
    ....  
}  
  
0x40010100  addi  r10, r0, 100  
0x40010104  addi  r1,  r1, r0  
  
0x40010108  L1:  
    ....  
    ....  
...  
0x40010A04  addi  r1, r1, 1  
0x40010A08  bne   r1, r10, L1  
    ....
```

NT
T
T
NT
T
.
.
.
T
NT
NT

1-bit
branch
history
table



How accurate?

Typical Table Organization



FSM of the Simplest Predictor


- A 2-state machine
- Change mind fast



Example using 1-bit branch history table

```
for (i=0; i<4; i++) {  
    ....  
}
```


```
addi r10, r0, 4  
addi r1, r1, r0  
L1:  
... ..  
addi r1, r1, 1  
bne r1, r10, L1
```



3/5 = 60% accuracy

2-bit Sat. Up/Down Counter Predictor


MSB: Direction bit
LSB: Hysteresis bit



Example using 2-bit up/down counter

```
for (i=0; i<4; i++) {  
    ....  
}
```

```
addi r10, r0, 4  
addi r1, r1, r0  
L1:  
... ..  
addi r1, r1, 1  
bne r1, r10, L1
```




4/5 = 80% accuracy

Branch Correlation

- Branch direction
 - ⊙ Not independent & correlated to the path taken
- Example: path 1-1 of b3 can be surely known beforehand
- Track path using a 2-bit register

code snippet


```
if (aa==2)          // b1
    aa = 0;
if (bb==2)          // b2
    bb = 0;
if (aa!=bb) {       // b3
    .....
}
```




Correlated Branch Predictor

- (M,N) correlation scheme
 - ⊙ M: shift register size (# bits)
 - ⊙ N: N-bit counter

[Branch Correlation, ASPLOS'92]



2-bit sat. counter scheme




(2,2) correlation scheme


Two-Level Branch Predictor

- Generalized correlated branch predictor
 - ⊙ 1st level keeps branch history in **branch hist reg (BHR)**
 - ⊙ 2nd level keeps pattern history in **pattern hist. tab. (PHT)**

[YehPatt91,92,93]




Two-Level Branch Predictor



Yeh&patt'92

Branch History Register



$\text{New BHR} = \text{old BHR} \ll 1 \mid (\text{br_dir})$

Example

BHR: 00000

Br1 : taken	→ BHR 00001
Br 2: not-taken	→ BHR 00010
Br 3: taken	→ BHR 00101

Why Does Global Predictor Work?

- Branches are correlated

Branch X: if (cond1)


....

Branch Y: if (cond 2)


....

Branch Z : if (cond 1 and cond 2)

Branch X	Branch Y	Branch Z
1	0	0
1	1	1
0	1	0
0	0	0



Gshare Branch Predictor



McFarling'93

Predictor size: $2^{(\text{history length})} \times 2\text{bit}$