31	27	26	25	24	20	19	15	14	12	11	7	6	0	
	funct7		۲:	52	Г	s1	fur	ict3	ı	-d	оро	code	R-type	
	imm[11:0]					rs1 fu			ict3	ı	оро	code	I-type	
	imm[11:5]		۲:	52	rs1		fur	ict3	imm	[4:0]	оро	code	S-type	
	imm[12 10:5] rs2				52	rs1 f			unct3 imm[4:1 11]		:1 11]	оро	code	B-type
	imm[31:12]									ı	-d	оро	code	U-type
			imm[20 10:	1 11 19	:12]				ſ	-d	оро	code	J-type

		RV32I Bas	e Instructi	on Set		
	imm[31:12]			rd	0110111	LUI
	imm[31:12]			rd	0010111	AUIPC
imm	[20 10:1 11 19:1	[2]		rd	1101111	JAL
imm[11:0]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:0]	rs1	000	rd	0000011	LB
imm[11:0]	rs1	001	rd	0000011	LH
imm[11:0]	rs1	010	rd	0000011	LW
imm[11:0	imm[11:0]			rd	0000011	LBU
imm[11:0	imm[11:0]		101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:0]	rs1	000	rd	0010011	ADDI
imm[11:0]	rs1	010	rd	0010011	SLTI
imm[11:0]	rs1	011	rd	0010011	SLTIU
imm[11:0]	rs1	100	rd	0010011	XORI
imm[11:0]	rs1	110	rd	0010011	ORI
imm[11:0]	rs1	111	rd	0010011	ANDI
000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR

0000000		rs2	rs1	101	rd	0110011	SRL
0100000	0100000 rs2		rs1	101	rd	0110011	SRA
0000000	0000000 rs2		rs1	110	rd	0110011	OR
0000000	0000000		rs1	111	rd	0110011	AND
fm	pre	ed succ	rs1	000	rd	0001111	FENCE
1000	001	11 0011	00000	000	00000	0001111	FENCE.TSO
0000	000	0000	00000	000	00000	0001111	PAUSE
00000	00000000000			000	00000	1110011	ECALL
00000	00000000001				00000	1110011	EBREAK

31	27	26	25	24	20	19	15	14		12	11		7	6		0	
	funct7 rs2				s2	٢	s1	funct3		rd			opco	ode	R-type		
	imm[11:0]				٢	s1	funct3		rd opcode		ode	I-type					
	imm[11:5]		г	s2	г	s1		fun	ict3	ir	nm[4	1:0]		opco	ode	S-type

	RV64I Bas	e Instruction S	Set (in additi	on to RV32I)		
imm[11	:0]	rs1	110	rd	0000011	LWU
imm[11	:0]	rs1	011	rd	0000011	LD
imm[11:5]	rs2	rs1	011	imm[4:0]	0100011	SD
000000	shamt	rs1	001	rd	0010011	SLLI
000000	shamt	rs1	101	rd	0010011	SRLI
010000	shamt	rs1	101	rd	0010011	SRAI
imm[11	:0]	rs1	000	rd	0011011	ADDIW
0000000	shamt	rs1	001	rd	0011011	SLLIW
0000000	shamt	rs1	101	rd	0011011	SRLIW
0100000	shamt	rs1	101	rd	0011011	SRAIW
0000000	rs2	rs1	000	rd	0111011	ADDW
0100000	rs2	rs1	000	rd	0111011	SUBW
0000000	rs2	rs1	001	rd	0111011	SLLW
0000000	rs2	rs1	101	rd	0111011	SRLW
0100000	rs2	rs1	101	rd	0111011	SRAW

RV3	2/RV64 Zifence	ei Standard Ex	tension		
imm[11:0]	rs1	001	rd	0001111	FENCE.I

RV32/RV64 Zicsr Standard Extension											
csr	rs1	001	rd	1110011	CSRRW						
csr	rs1	010	rd	1110011	CSRRS						
csr	rs1	011	rd	1110011	CSRRC						
csr	uimm	101	rd	1110011	CSRRWI						
csr	uimm	110	rd	1110011	CSRRSI						
csr	uimm	111	rd	1110011	CSRRCI						

		RV32M Stan	dard Extension	1		
0000001	rs2	rs1	000	rd	0110011	MUL
0000001	rs2	rs1	001	rd	0110011	MULH
0000001	rs2	rs1	010	rd	0110011	MULHSU
0000001	rs2	rs1	011	rd	0110011	MULHU
0000001	rs2	rs1	100	rd	0110011	DIV
0000001	rs2	rs1	101	rd	0110011	DIVU
0000001	rs2	rs1	110	rd	0110011	REM
0000001	rs2	rs1	111	rd	0110011	REMU

RV64M Standard Extension (in addition to RV32M)											
0000001	rs2	rs1	000	rd	0111011	MULW					
0000001	rs2	rs1	100	rd	0111011	DIVW					
0000001	rs2	rs1	101	rd	0111011	DIVUW					
0000001	rs2	rs1	110	rd	0111011	REMW					
0000001	rs2	rs1	111	rd	0111011	REMUW					

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
	fun	ict7		r	s2	г	s1	fur	ct3	۲۱		орс	ode	R-type

				RV32A Standa	ard Extension	1		
00010	aq	rl	00000	rs1	010	rd	0101111	LR.W
00011	aq	rl	rs2	rs1	010	rd	0101111	SC.W
00001	aq	rl	rs2	rs1	010	rd	0101111	AMOSWAP.W
00000	aq	rl	rs2	rs1	010	rd	0101111	AMOADD.W
00100	aq	rl	rs2	rs1	010	rd	0101111	AMOXOR.W
01100	aq	rl	rs2	rs1	010	rd	0101111	AMOAND.W
01000	aq	rl	rs2	rs1	010	rd	0101111	AMOOR.W
10000	aq	rl	rs2	rs1	010	rd	0101111	AMOMIN.W
10100	aq	rl	rs2	rs1	010	rd	0101111	AMOMAX.W
11000	aq	rl	rs2	rs1	010	rd	0101111	AMOMINU.W
11100	aq	rl	rs2	rs1	010	rd	0101111	AMOMAXU.W

			RV64A St	andard Extens	ion (in additi	on to RV32A)		
00010	aq	rl	00000	rs1	011	rd	0101111	LR.D
00011	aq	rl	rs2	rs1	011	rd	0101111	SC.D
00001	aq	rl	rs2	rs1	011	rd	0101111	AMOSWAP.D
00000	aq	rl	rs2	rs1	011	rd	0101111	AMOADD.D
00100	aq	rl	rs2	rs1	011	rd	0101111	AMOXOR.D
01100	aq	rl	rs2	rs1	011	rd	0101111	AMOAND.D
01000	aq	rl	rs2	rs1	011	rd	0101111	AMOOR.D
10000	aq	rl	rs2	rs1	011	rd	0101111	AMOMIN.D
10100	aq	rl	rs2	rs1	011	rd	0101111	AMOMAX.D
11000	aq	rl	rs2	rs1	011	rd	0101111	AMOMINU.D
11100	aq	rl	rs2	rs1	011	rd	0101111	AMOMAXU.D

31	27	26	25	24	20	19	15	14	12	2 11	7	6	0	
	fu	nct7		٢	s2	г	s1	fur	nct3		rd	орс	ode	R-type
г	s3	fun	ct2	г	s2	г	s1	fur	nct3		rd	орс	ode	R4-type
		imm[´	11:0]			г	s1	fur	nct3		rd	орс	ode	I-type
	imm[11:5]		г	s2	г	s1	fur	nct3	imm	[4:0]	орс	ode	S-type

			RV32F	Standard Exte	ension		
	imm[11:0]		rs1	010	rd	0000111	FLW
imm[′	11:5]	rs2	rs1	010	imm[4:0]	0100111	FSW
rs3	00	rs2	rs1	rm	rd	1000011	FMADD.S
rs3	00	rs2	rs1	rm	rd	1000111	FMSUB.S
rs3	00	rs2	rs1	rm	rd	1001011	FNMSUB.S
rs3	00	rs2	rs1	rm	rd	1001111	FNMADD.S
0000	0000	rs2	rs1	rm	rd	1010011	FADD.S
0000	0100	rs2	rs1	rm	rd	1010011	FSUB.S
000	1000	rs2	rs1	rm	rd	1010011	FMUL.S
000	1100	rs2	rs1	rm	rd	1010011	FDIV.S
010	1100	00000	rs1	rm	rd	1010011	FSQRT.S
0010	0000	rs2	rs1	000	rd	1010011	FSGNJ.S
0010	0000	rs2	rs1	001	rd	1010011	FSGNJN.S
0010	0000	rs2	rs1	010	rd	1010011	FSGNJX.S
0010	0100	rs2	rs1	000	rd	1010011	FMIN.S
0010	0100	rs2	rs1	001	rd	1010011	FMAX.S
1100	0000	00000	rs1	rm	rd	1010011	FCVT.W.S
1100	0000	00001	rs1	rm	rd	1010011	FCVT.WU.S
1110	0000	00000	rs1	000	rd	1010011	FMV.X.W
1010	0000	rs2	rs1	010	rd	1010011	FEQ.S
1010	0000	rs2	rs1	001	rd	1010011	FLT.S
1010	0000	rs2	rs1	000	rd	1010011	FLE.S
1110	0000	00000	rs1	001	rd	1010011	FCLASS.S
110	1000	00000	rs1	rm	rd	1010011	FCVT.S.W
110	1000	00001	rs1	rm	rd	1010011	FCVT.S.WU
111	1000	00000	rs1	000	rd	1010011	FMV.W.X

RV64F Standard Extension (in addition to RV32F)												
1100000	00010	rs1	rm	rd	1010011	FCVT.L.S						
1100000	00011	rs1	rm	rd	1010011	FCVT.LU.S						
1101000	00010	rs1	rm	rd	1010011	FCVT.S.L						
1101000	00011	rs1	rm	rd	1010011	FCVT.S.LU						

31	27	26	25	24	20	19	15	14	1	2 11		7	6	0	
	fu	nct7		٢	s2	r	s1	fu	nct3		rd		орс	ode	R-type
۲:	s3	fun	ct2	٢	s2	Γ:	s1	fu	nct3		rd		орс	ode	R4-type
		imm[′	11:0]			r	s1	fu	nct3		rd		орс	ode	I-type
	imm[11:5]		٢	s2	r	s1	fur	nct3	i	mm[4:	0]	орс	ode	S-type

			RV32D	Standard Exte	ension		
	imm[11:0]		rs1	011	rd	0000111	FLD
imm[´	11:5]	rs2	rs1	011	imm[4:0]	0100111	FSD
rs3	01	rs2	rs1	rm	rd	1000011	FMADD.D
rs3	01	rs2	rs1	rm	rd	1000111	FMSUB.D
rs3	01	rs2	rs1	rm	rd	1001011	FNMSUB.D
rs3	01	rs2	rs1	rm	rd	1001111	FNMADD.D
0000	0001	rs2	rs1	rm	rd	1010011	FADD.D
0000	0101	rs2	rs1	rm	rd	1010011	FSUB.D
000	1001	rs2	rs1	rm	rd	1010011	FMUL.D
000	1101	rs2	rs1	rm	rd	1010011	FDIV.D
0101	1101	00000	rs1	rm	rd	1010011	FSQRT.D
0016	0001	rs2	rs1	000	rd	1010011	FSGNJ.D
0016	0001	rs2	rs1	001	rd	1010011	FSGNJN.D
0016	0001	rs2	rs1	010	rd	1010011	FSGNJX.D
0016	0101	rs2	rs1	000	rd	1010011	FMIN.D
0016	0101	rs2	rs1	001	rd	1010011	FMAX.D
0100	0000	00001	rs1	rm	rd	1010011	FCVT.S.D
0100	0001	00000	rs1	rm	rd	1010011	FCVT.D.S
1016	0001	rs2	rs1	010	rd	1010011	FEQ.D
1016	0001	rs2	rs1	001	rd	1010011	FLT.D
1016	0001	rs2	rs1	000	rd	1010011	FLE.D
1116	0001	00000	rs1	001	rd	1010011	FCLASS.D
1100	0001	00000	rs1	rm	rd	1010011	FCVT.W.D
1106	0001	00001	rs1	rm	rd	1010011	FCVT.WU.D
1101	1001	00000	rs1	rm	rd	1010011	FCVT.D.W
110	1001	00001	rs1	rm	rd	1010011	FCVT.D.WU

				ı	RV64D S	tandar	d Exte	nsion (in addi	tion to	RV32D)			
	110	0001		00	010	r	·s1		rm	ı	-d	101	0011	FCVT.L.D
	110	0001		00	011	٢	·s1		rm	ı	-d	101	0011	FCVT.LU.D
	111	0001		00	000	٢	·s1	6	000	ı	-d	101	0011	FMV.X.D
	110	1001		00	010	٢	·s1		rm		-d	101	0011	FCVT.D.L
	110	1001		00	011	٢	·s1		rm	ı	-d	101	0011	FCVT.D.LU
	1111001		00	000	٢	·s1	0	000	ı	-d	101	0011	FMV.D.X	
24	27	26	2.5	24	20	10	4.5		42	44		_		
31	27	26	25	24	20	19	15	14	12	11	/	6	0	

fu	nct7	rs2	rs1	funct3	rd	opcode	R-type
rs3	funct2	rs2	rs1	funct3	rd	opcode	R4-type
	imm[11:0]		rs1	funct3	rd	opcode	I-type
imm	[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type

31	27	26	25	24	20	19	15	14	1	2 1	11	7	6	0	
	fu	nct7		r	s2	r	·s1	fu	nct3		ſ	·d	орс	ode	R-type
۲	s3	fun	ict2	٢	s2	r	·s1	fu	nct3		ſ	·d	орс	ode	R4-type
	imm[11:0]		ſ	·s1	fu	nct3		ſ	·d	орс	ode	I-type			
	imm[11:5]		r	s2	r	·s1	fu	nct3		imm[[4:0]	орс	ode	S-type

			RV32Q 5	Standard Ext	ension		
imm[11:0]		rs1	100	rd	0000111	FLQ
imm[11:5]	rs2	rs1	100	imm[4:0]	0100111	FSQ
rs3	11	rs2	rs1	rm	rd	1000011	FMADD.Q
rs3	11	rs2	rs1	rm	rd	1000111	FMSUB.Q
rs3	11	rs2	rs1	rm	rd	1001011	FNMSUB.Q
rs3	11	rs2	rs1	rm	rd	1001111	FNMADD.Q
000	0011	rs2	rs1	rm	rd	1010011	FADD.Q
000	0111	rs2	rs1	rm	rd	1010011	FSUB.Q
000	1011	rs2	rs1	rm	rd	1010011	FMUL.Q
000	1111	rs2	rs1	rm	rd	1010011	FDIV.Q
010	1111	00000	rs1	rm	rd	1010011	FSQRT.Q
001	0011	rs2	rs1	000	rd	1010011	FSGNJ.Q
001	0011	rs2	rs1	001	rd	1010011	FSGNJN.Q
001	0011	rs2	rs1	010	rd	1010011	FSGNJX.Q
001	0111	rs2	rs1	000	rd	1010011	FMIN.Q
001	0111	rs2	rs1	001	rd	1010011	FMAX.Q
010	0000	00011	rs1	rm	rd	1010011	FCVT.S.Q
010	0011	00000	rs1	rm	rd	1010011	FCVT.Q.S
010	0001	00011	rs1	rm	rd	1010011	FCVT.D.Q
010	0011	00001	rs1	rm	rd	1010011	FCVT.Q.D
101	0011	rs2	rs1	010	rd	1010011	FEQ.Q
101	0011	rs2	rs1	001	rd	1010011	FLT.Q
101	0011	rs2	rs1	000	rd	1010011	FLE.Q
111	0011	00000	rs1	001	rd	1010011	FCLASS.Q
110	0011	00000	rs1	rm	rd	1010011	FCVT.W.Q
110	0011	00001	rs1	rm	rd	1010011	FCVT.WU.Q
110	1011	00000	rs1	rm	rd	1010011	FCVT.Q.W
110	1011	00001	rs1	rm	rd	1010011	FCVT.Q.WU

	RV64Q Standard Extension (in addition to RV32Q)													
1100011	00010	rs1	rm	rd	1010011	FCVT.L.Q								
1100011	00011	rs1	rm	rd	1010011	FCVT.LU.Q								
1101011	00010	rs1	rm	rd	1010011	FCVT.Q.L								
1101011	00011	rs1	rm	rd	1010011	FCVT.Q.LU								

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
	fui	nct7		٢	s2	٢	s1	fur	ıct3		-d	орс	ode	R-type
٢	s3	fun	ct2	г	s2	г	s1	fun	ıct3		-d	орс	ode	R4-type
		imm[′	11:0]			г	s1	fun	ıct3	1	-d	орс	ode	I-type
	imm[11:5]		г	s2	r	s1	fur	ıct3	imm	[4:0]	орс	ode	S-type

			RV32Z	fh Standard	Extension		
	imm[11:0]		rs1	001	rd	0000111	FLH
imm[′	11:5]	rs2	rs1	001	imm[4:0]	0100111	FSH
rs3	10	rs2	rs1	rm	rd	1000011	FMADD.H
rs3	10	rs2	rs1	rm	rd	1000111	FMSUB.H
rs3	10	rs2	rs1	rm	rd	1001011	FNMSUB.H
rs3	10	rs2	rs1	rm	rd	1001111	FNMADD.H
0000	0010	rs2	rs1	rm	rd	1010011	FADD.H
0000	0110	rs2	rs1	rm	rd	1010011	FSUB.H
000	1010	rs2	rs1	rm	rd	1010011	FMUL.H
000	1110	rs2	rs1	rm rd		1010011	FDIV.H
010	1110	00000	rs1	rm	rd	1010011	FSQRT.H
0016	0010	rs2	rs1	000	rd	1010011	FSGNJ.H
0016	0010	rs2	rs1	001	rd	1010011	FSGNJN.H
0016	0010	rs2	rs1	010	rd	1010011	FSGNJX.H
0016	0110	rs2	rs1	000	rd	1010011	FMIN.H
0016	0110	rs2	rs1	001	rd	1010011	FMAX.H
0100	0000	00010	rs1	rm	rd	1010011	FCVT.S.H
0100	0010	00000	rs1	rm	rd	1010011	FCVT.H.S
0100	0001	00010	rs1	rm	rd	1010011	FCVT.D.H
0100	0010	00001	rs1	rm	rd	1010011	FCVT.H.D
0100	0011	00010	rs1	rm	rd	1010011	FCVT.Q.H
0100	0010	00011	rs1	rm	rd	1010011	FCVT.H.Q
1016	0010	rs2	rs1	010	rd	1010011	FEQ.H
1016	0010	rs2	rs1	001	rd	1010011	FLT.H
1016	0010	rs2	rs1	000	rd	1010011	FLE.H
1110	0010	00000	rs1	001	rd	1010011	FCLASS.H
1100	0010	00000	rs1	rm	rd	1010011	FCVT.W.H
1100	0010	00001	rs1	rm	rd	1010011	FCVT.WU.H
1110	0010	00000	rs1	000	rd	1010011	FMV.X.H
110	1010	00000	rs1	rm	rd	1010011	FCVT.H.W
110	1010	00001	rs1	rm	rd	1010011	FCVT.H.WU
1111	1010	00000	rs1	000	rd	1010011	FMV.H.X

RV64Zfh Standard Extension (in addition to RV32Zfh)						
1100010	00010	rs1	rm	rd	1010011	FCVT.L.H

RV64Zfh Standard Extension (in addition to RV32Zfh)						
1100010	00011	rs1	rm	rd	1010011	FCVT.LU.H
1101010	00010	rs1	rm	rd	1010011	FCVT.H.L
1101010	00011	rs1	rm	rd	1010011	FCVT.H.LU

Zawrs Standard Extension					
00000001101	00000	000	00000	1110011	WRS.NTO
00000011101	00000	000	00000	1110011	WRS.STO

Table 71 lists the CSRs that have currently been allocated CSR addresses. The timers, counters, and floating-point CSRs are the only CSRs defined in this specification.

Table 71. RISC-V control and status register (CSR) address map.

_ , , ,					
Number	Privilege	Name	Description		
Floating-Point Control and Status Registers					
0x001	Read write	fflags	Floating-Point Accrued Exceptions.		
0x002	Read write	frm	Floating-Point Dynamic Rounding Mode.		
0x003	Read write	fcsr	Floating-Point Control and Status Register (frm + fflags).		
Counters and Timers					
0xC00	Read-only	cycle	Cycle counter for RDCYCLE instruction.		
0xC01	Read-only	time	Timer for RDTIME instruction.		
0xC02	Read-only	instret	Instructions-retired counter for RDINSTRET instruction.		
0xC80	Read-only	cycleh	Upper 32 bits of cycle , RV32I only.		
0xC81	Read-only	timeh	Upper 32 bits of time, RV32I only.		
0xC82	Read-only	instreth	Upper 32 bits of instret, RV32I only.		