





Após criar o projeto, **selecionando o modelo correto da FPGA do seu grupo**, utilize o menu "Tools" e inicie o MegaWizard




Certifique que a família da FPGA do seu grupo está selecionada corretamente MegaWizard Plug-In Manager [page 2a] Which megafunction would you like to customize? Which device family will you be using? Cyclone IV E Select a megafunction from the list below Which type of output file do you want to create? Q AHDL Complete o caminho de forma (deve incluir a pasta do seu projeto) Interfaces VHDI que o bloco seja nomeado ram initializer **ITAG-accessible Extensions** Verilog HDL Memory Compiler ** ALTOTP ALTUFM I2C C:/mips/ram initializer ALTUFM NONE Output files will be generated using the classic file structure ALTUFM PARALLEL Return to this page for another create operation ALTUFM SPI Note: To compile a project successfully in the Quartus II software, your design 🤾 FIFO files must be in the project directory, in a library specified in the Libraries page of the Options dialog box (Tools menu), or a library specified in the Libraries page of the Settings dialog box (Assignments menu). RAM initializer Your current user library directories are: RAM: 2-PORT ROM: 1-PORT ROM: 2-PORT < Back Next > Finish Cancel









Após a finalização, verifique se o bloco ram_initializer foi criado corretamente no seu projeto. Caso necessite, verifique a especificação de uso no arquivo ram_initializer.v.

Caso deseje carregar a memória de dados com conteúdo diferente, talvez seja necessário criar outro inicializador com outro nome.