













Now Documents

AMC1311-Q1

SBAS897A - MARCH 2018 - REVISED JUNE 2018

## AMC1311x-Q1 High-Impedance, 2-V Input, Reinforced Isolated Amplifiers

#### 1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1: –40°C to 125°C
     Ambient Operating Temperature Range
  - Device HBM ESD Classification Level 2
  - Device CDM ESD Classification Level C6
- 2-V, High-Impedance Input Voltage Range Optimized for Isolated Voltage Measurement
- · Low Offset Error and Drift:
  - AMC1311B-Q1: ±1.5 mV (max), ±15 μV/°C (max)
  - AMC1311-Q1: ±9.9 mV (max), ±20 μV/°C (typ)
- Fixed Gain: 1
- · Very Low Gain Error and Drift:
  - AMC1311B-Q1: ±0.3% (max), ±45 ppm/°C (max)
  - AMC1311-Q1: ±1% (max), ±30 ppm/°C (typ)
- Low Nonlinearity and Drift: 0.01%, 1 ppm/°C (typ)
- 3.3-V Operation on High-Side (AMC1311B-Q1)
- Missing High-Side Supply Indication
- Safety-Related Certifications:
  - 7000-V<sub>PK</sub> Reinforced Isolation per DIN V VDE V 0884-11 (VDE V 0884-11): 2017-01
  - 5000-V<sub>RMS</sub> Isolation for 1 Minute per UL1577
  - CAN/CSA No. 5A-Component Acceptance Service Notice

## 2 Applications

- Isolated Voltage Sensing In:
  - Traction Inverters
  - Onboard Chargers
  - DC/DC Converters

## 3 Description

The AMC1311-Q1 is a precision, isolated amplifier with an output separated from the input circuitry by an isolation barrier that is highly resistant to magnetic interference. This barrier is certified to provide reinforced galvanic isolation of up to 7 kV<sub>PEAK</sub> according to VDE V 0884-11 and UL1577. Used in conjunction with isolated power supplies, this isolated amplifier separates parts of the system that operate on different common-mode voltage levels and protects lower-voltage parts from damage.

The high-impedance input of the AMC1311-Q1 is optimized for connection to high-voltage resistive dividers or other voltage signal sources with high output resistance. The excellent performance of the device supports accurate, low temperature drift voltage or temperature sensing and control in closed-loop systems. The integrated missing high-side supply voltage detection feature simplifies system-level design and diagnostics.


The AMC1311-Q1 is offered with two performance grade options: AMC1311-Q1 and AMC1311B-Q1.

## **Device Information**(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
AMC1311x-Q1	SOIC (8)	5.85 mm × 7.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## **Simplified Schematic**





## **Table of Contents**

1	Features	1	8.1 Overview	. 19
2	Applications	1	8.2 Functional Block Diagram	. 19
3	Description	1	8.3 Feature Description	. 19
4	Revision History		8.4 Device Functional Modes	. 21
5	Device Comparison Table	α.	Application and Implementation	. 22
6	Pin Configuration and Functions		9.1 Application Information	. 22
7	_		9.2 Typical Application	. 22
1	Specifications		9.3 Do's and Don'ts	. 24
	7.1 Absolute Maximum Ratings	10	Power Supply Recommendations	25
	7.2 ESD Ratings	11	Layout	
	7.3 Recommended Operating Conditions		11.1 Layout Guidelines	
			11.2 Layout Example	
	7.5 Power Ratings	12		
	7.6 Insulation Specifications	O	12.1 Documentation Support	
	7.7 Safety-Related Certifications		12.2 Receiving Notification of Documentation Updates	
	7.8 Safety Limiting Values		12.3 Community Resources	
	7.9 Electrical Characteristics		12.4 Trademarks	
	7.10 Switching Characteristics		12.5 Electrostatic Discharge Caution	
			12.6 Glossary	
_	7.12 Typical Characteristics	40	Mechanical, Packaging, and Orderable	
8	Detailed Description	19 10	Information	28

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Original (March 2018) to Revision A			
•	Released to production	1	



## 5 Device Comparison Table

PARAI	METER	AMC1311B-Q1	AMC1311-Q1
High-side supply voltage, VDD1		3.0 V to 5.5 V	4.5 V to 5.5 V
Specified ambient temperature,	Га	-40°C to +125°C	-40°C to +125°C
Input offset voltage \/	4.5 V ≤ VDD1 ≤ 5.5 V	±1.5 mV	±9.9 mV
Input offset voltage, V <sub>OS</sub>	3.0 V ≤ VDD1 ≤ 5.5 V	±2.5 mV	Not applicable
Input offset drift, TCV <sub>OS</sub>		±3 μV/°C (typ), ±15 μV/°C (max)	±20 μV/°C (typ)
Gain error, E <sub>G</sub>		±0.3%	±1%
Gain error drift, TCE <sub>G</sub>		±5 ppm/°C (typ), ±45 ppm/°C (max)	±30 ppm/°C (typ)
Common-mode transient immun	ty, CMTI	75 kV/μs (min)	15 kV/μs (min)

## 6 Pin Configuration and Functions



#### **Pin Functions**

	PIN	TYPE	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
1	VDD1		High-side power supply, 3.0 V to 5.5 V for the AMC1311B-Q1 (4.5 V to 5.5 V for the AMC1311-Q1), relative to GND1. See the <i>Power Supply Recommendations</i> section for power-supply decoupling recommendations.
2	VIN	I	Analog input
3	SHTDN	I	Shutdown input, active high, with internal pullup resistor (typical value: 100 kΩ)
4	GND1	_	High-side analog ground
5	GND2	_	Low-side analog ground
6	VOUTN	0	Inverting analog output
7	VOUTP	0	Noninverting analog output
8	VDD2		Low-side power supply, 3.0 V to 5.5 V, relative to GND2. See the <i>Power Supply Recommendations</i> section for power-supply decoupling recommendations.

Copyright © 2018, Texas Instruments Incorporated



## 7 Specifications

## 7.1 Absolute Maximum Ratings<sup>(1)</sup>

		MIN	MAX	UNIT
Dawar awali waliona	VDD1 to GND1	-0.3	6.5	V
Power-supply voltage	VDD2 to GND2	-0.3	6.5	V
Innut voltogo	VIN	GND1 – 6	VDD1 + 0.5	V
Input voltage	SHTDN	GND1 - 0.5	VDD1 + 0.5	V
Output voltage	VOUTP, VOUTN	GND2 - 0.5	VDD2 + 0.5	V
Input current	Continuous, any pin except power-supply pins	-10	10	mA
Tomporatura	Junction, T <sub>J</sub>		150	°C
Temperature	Storage, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
.,	Floatroatatic disaboras	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1000	<b>v</b>

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
POWER	SUPPLY					
	High aids naver supply	VDD1 to GND1, AMC1311-Q1	4.5	5	5.5	V
	High-side power supply	VDD1 to GND1, AMC1311B-Q1	3.0	5	5.5	V
	Low-side power supply	VDD2 to GND2	3.0	3.3	5.5	V
ANALO	G INPUT					
	Absolute input voltage	VIN to GND1	-2		VDD1	V
$V_{FSR}$	Specified linear input full-scale voltage	VIN to GND1	-0.1		2	V
V <sub>Clipping</sub>	Input voltage before clipping output	VIN to GND1		2.516		V
DIGITAL						
	Input voltage	SHTDN	GND1		VDD1	V
TEMPER	RATURE RANGE					
T <sub>A</sub>	Specified ambient temperature		-40		125	°C



## 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DWV (SOIC)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	84.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	28.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	41.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	4.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	39.1	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 7.5 Power Ratings

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
D. Marianum rayan diasination (bath aidea)		VDD1 = VDD2 = 5.5 V	97.9	mW
P <sub>D</sub>	Maximum power dissipation (both sides)	VDD1 = VDD2 = 3.6 V, AMC1311B-Q1 only	56.16	IIIVV
_	Maximum navier discination (high side cumply)	VDD1 = 5.5 V	53.35	mW
P <sub>D1</sub>	Maximum power dissipation (high-side supply)	VDD1 = 3.6 V, AMC1311B-Q1 only	30.24	IIIVV
_	Maximum navar discination (law side supply)	VDD2 = 5.5 V	44.55	mW
P <sub>D2</sub>	Maximum power dissipation (low-side supply)	VDD2 = 3.6 V	25.92	IIIVV



#### 7.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	VALUE	UNIT	
GENER	RAL				
CLR	External clearance <sup>(1)</sup>	Shortest pin-to-pin distance through air	≥ 9	mm	
CPG	External creepage <sup>(1)</sup>	Shortest pin-to-pin distance across the package surface	≥ 9	mm	
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the double insulation (2 × 0.0105 mm)	≥ 0.021	mm	
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V	
	Material group	According to IEC 60664-1	I		
		Rated mains voltage ≤ 300 V <sub>RMS</sub>	I-IV		
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-IV		
	per IEC 00004-1	Rated mains voltage ≤ 1000 V <sub>RMS</sub>	1-111		
DIN V	VDE V 0884-11 (VDE V 0884-11	): 2017-01 <sup>(2)</sup>	I.		
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	At ac voltage (bipolar)	2121	V <sub>PK</sub>	
\/	Maximum-rated isolation	At ac voltage (sine wave)	1500	$V_{RMS}$	
$V_{IOWM}$	working voltage	At dc voltage	2121	$V_{DC}$	
\/	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> , t = 60 s (qualification test)	7000		
$V_{IOTM}$		V <sub>TEST</sub> = 1.2 x V <sub>IOTM</sub> , t = 1 s (100% production test)	8400	$V_{PK}$	
V <sub>IOSM</sub>	Maximum surge isolation voltage (3)	Test method per IEC 60065, 1.2/50-µs waveform, V <sub>TEST</sub> = 1.6 × V <sub>IOSM</sub> = 12800 V <sub>PK</sub> (qualification)	8000	V <sub>PK</sub>	
		Method a, after input/output safety test subgroup 2 / 3, $V_{ini} = V_{IOTM}, \ t_{ini} = 60 \ s, \\ V_{pd(m)} = 1.2 \times V_{IORM} = 2545 \ V_{PK}, \ t_m = 10 \ s$	≤ 5		
$q_{pd}$	Apparent charge <sup>(4)</sup>	Method a, after environmental tests subgroup 1, $V_{ini} = V_{IOTM}, \ t_{ini} = 60 \ s,$ $V_{pd(m)} = 1.6 \times V_{IORM} = 3394 \ V_{PK}, \ t_m = 10 \ s$	≤ 5	pC	
		Method b1, at routine test (100% production) and preconditioning (type test), $V_{ini} = V_{IOTM}$ , $t_{ini} = 1$ s, $V_{pd(m)} = 1.875 \times V_{IORM} = 3977 \ V_{PK}$ , $t_m = 1$ s	≤ 5		
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(5)</sup>	$V_{IO} = 0.5 V_{PP}$ at 1 MHz	~1	pF	
		V <sub>IO</sub> = 500 V at T <sub>A</sub> = 25°C	> 10 <sup>12</sup>		
$R_{IO}$	Insulation resistance,	V <sub>IO</sub> = 500 V at 100°C ≤ T <sub>A</sub> ≤ 125°C	> 10 <sup>11</sup>	Ω	
	input to output <sup>(5)</sup>	V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	> 10 <sup>9</sup>		
	Pollution degree		2		
	Climatic category		55/125/21		
UL157	7				
V <sub>ISO</sub>	Withstand isolation voltage	$V_{TEST} = V_{ISO} = 5000 \ V_{RMS}$ or $7000 \ V_{DC}$ , $t = 60 \ s$ (qualification), $V_{TEST} = 1.2 \times V_{ISO} = 6000 \ V_{RMS}$ , $t = 1 \ s$ (100% production test)	5000	V <sub>RMS</sub>	

<sup>(1)</sup> Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves and ribs on the PCB are used to help increase these specifications.

Submit Documentation Feedback

<sup>(2)</sup> This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

<sup>(3)</sup> Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

<sup>(4)</sup> Apparent charge is electrical discharge caused by a partial discharge (pd).

<sup>5)</sup> All pins on each side of the barrier are tied together, creating a two-pin device.



## 7.7 Safety-Related Certifications

VDE	UL
Certified according to DIN V VDE V 0884-11 (VDE V 0884-11): 2017-01, DIN EN 60950-1 (VDE 0805 Teil 1): 2014-08, and DIN EN 60065 (VDE 0860): 2005-11	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs
Reinforced insulation	Single protection
Certificate number: 40040142	File number: E181974

#### 7.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output (I/O) circuitry. A failure of the I/O may allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

	PARAMETER	MIN	TYP	MAX	UNIT	
	Cofety input output or supply	R <sub>θJA</sub> = 84.6°C/W, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, VDD1 = VDD2 = 5.5 V, see Figure 2			268	
Is	Safety input, output, or supply current	$R_{\theta JA} = 84.6 ^{\circ} \text{C/W}, T_J = 150 ^{\circ} \text{C}, T_A = 25 ^{\circ} \text{C},$ VDD1 = VDD2 = 3.6 V, AMC1311B-Q1 only, see Figure 2			410	mA
Ps	Safety input, output, or total power <sup>(1)</sup>	$R_{\theta JA} = 84.6$ °C/W, $T_J = 150$ °C, $T_A = 25$ °C, see Figure 3			1477	mW
Ts	Maximum safety temperature				150	°C

<sup>(1)</sup> Input, output, or the sum of input and output power must not exceed this value.

The maximum safety temperature is the maximum junction temperature specified for the device. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.



## 7.9 Electrical Characteristics

minimum and maximum specifications of the AMC1311-Q1 apply from  $T_A = -40^{\circ}\text{C}$  to +125°C, VDD1 = 4.5 V to 5.5 V, VDD2 = 3.0 V to 5.5 V, VIN = -0.1 V to 2 V, and SHTDN = GND1 = 0 V; minimum and maximum specifications of the AMC1311B-Q1 apply from  $T_A = -40^{\circ}\text{C}$  to +125°C, VDD1 = 3.0 V to 5.5 V, VDD2 = 3.0 V to 5.5 V, VIN = -0.1 V to 2 V, and SHTDN = GND1 = 0 V; typical specifications are at  $T_A = 25^{\circ}\text{C}$ , VDD1 = 5 V, and VDD2 = 3.3 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG	INPUT					
		AMC1311-Q1, initial, at T <sub>A</sub> = 25°C, VIN = GND1	-9.9	±0.4	9.9	
Vos	Input offset voltage <sup>(1)</sup>	AMC1311B-Q1, initial, at $T_A = 25$ °C, VIN = GND1, 4.5 V $\leq$ VDD1 $\leq$ 5.5 V	-1.5	±0.4	1.5	mV
		AMC1311B-Q1, initial, at $T_A = 25$ °C, VIN = GND1, 3.0 V $\leq$ VDD1 $\leq$ 5.5 V <sup>(2)</sup>	-2.5	-1.1	2.5	
TCV	Input offset drift <sup>(1)</sup>	AMC1311-Q1		±20		\//00
TCV <sub>OS</sub>	input onset anit.	AMC1311B-Q1	-15	±3	15	μV/°C
C <sub>IN</sub>	Input capacitance (3)	f <sub>IN</sub> = 275 kHz		7		pF
R <sub>IN</sub>	Input resistance (3)			1		GΩ
I <sub>IB</sub>	Input bias current	VIN = GND1	-15	3.5	15	nA
TCI <sub>IB</sub>	Input bias current drift			±10		pA/°C
ANALOG	OUTPUT					
	Nominal gain			1		
_	Gain error <sup>(1)</sup>	AMC1311-Q1, initial, at T <sub>A</sub> = 25°C	-1%	0.4%	1%	
E <sub>G</sub>	Gain error (*)	AMC1311B-Q1, initial, at T <sub>A</sub> = 25°C	-0.3%	±0.05%	0.3%	
TOE	Gain error drift <sup>(1)</sup>	AMC1311-Q1		±30		/90
TCE <sub>G</sub>	Gain error drift.	AMC1311B-Q1	-45	±5	45	ppm/°C
	Nonlinearity <sup>(1)</sup>		-0.04%	±0.01%	0.04%	
	Nonlinearity drift			1		ppm/°C
THD	Total harmonic distortion	VIN = 2 V, f <sub>IN</sub> = 10 kHz, BW = 100 kHz		-87		dB
	Output noise	VIN = GND1, BW = 100 kHz		220		$\mu V_{RMS}$
CND	Cinnal to mains matic	VIN = 2 V, f <sub>IN</sub> = 1 kHz, BW = 10 kHz	79	82.6		٩D
SNR	Signal-to-noise ratio	VIN = 2 V, f <sub>IN</sub> = 10 kHz, BW = 100 kHz		70.9		dB
		PSRR vs VDD1, at dc		-65		
DODD	D(4)	PSRR vs VDD1, 100-mV and 10-kHz ripple		-65		.ID
PSRR	Power-supply rejection ratio (4)	PSRR vs VDD2, at dc		-85		dB
		PSRR vs VDD2, 100-mV and 10-kHz ripple		-70		
$V_{CMout}$	Common-mode output voltage		1.39	1.44	1.49	V
V <sub>FAILSAFE</sub>	Failsafe differential output voltage	VOUTP – VOUTN, SHTDN = high, or VDD1 ≤ VDD1 <sub>UV</sub> , or VDD1 missing		-2.6	-2.5	V
		AMC1311-Q1	100 220			
BW	Output bandwidth	AMC1311B-Q1	220	275		kHz
R <sub>OUT</sub>	Output resistance	On VOUTP or VOUTN		< 0.2		Ω
	Output short-circuit current			±13		mA
OMT:	Common-mode transient	GND1 - GND2  = 1 kV, AMC1311-Q1	15	30		1377
CMTI	immunity	GND1 - GND2  = 1 kV, AMC1311B-Q1	75	140		kV/µs

<sup>1)</sup> The typical value includes one sigma statistical variation.

<sup>(2)</sup> The typical value is at VDD1 = 3.3 V.

<sup>(3)</sup> See the *Analog Input* section for more details.

<sup>4)</sup> This parameter is output referred.



## **Electrical Characteristics (continued)**

minimum and maximum specifications of the AMC1311-Q1 apply from  $T_A = -40^{\circ}\text{C}$  to +125°C, VDD1 = 4.5 V to 5.5 V, VDD2 = 3.0 V to 5.5 V, VIN = -0.1 V to 2 V, and SHTDN = GND1 = 0 V; minimum and maximum specifications of the AMC1311B-Q1 apply from  $T_A = -40^{\circ}\text{C}$  to +125°C, VDD1 = 3.0 V to 5.5 V, VDD2 = 3.0 V to 5.5 V, VIN = -0.1 V to 2 V, and SHTDN = GND1 = 0 V; typical specifications are at  $T_A = 25^{\circ}\text{C}$ , VDD1 = 5 V, and VDD2 = 3.3 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
DIGITAL INPUT (SHTDN Pin: CMOS Logic Family, CMOS With Schmitt-Trigger)										
I <sub>IN</sub>	Input current	GND1 ≤ V <sub>SHTDN</sub> ≤ VDD1	-70		1	μΑ				
C <sub>IN</sub>	Input capacitance			5		pF				
V <sub>IH</sub>	High-level input voltage		0.7 × VDD1		VDD1 + 0.3	V				
V <sub>IL</sub>	Low-level input voltage		-0.3		0.3 × VDD1	V				
POWER S	SUPPLY									
VDD1 <sub>UV</sub>	VDD1 undervoltage detection threshold voltage	VDD1 falling	1.75	2.53	2.7	٧				
		AMC1311B-Q1 only, $3.0 \text{ V} \leq \text{VDD1} \leq 3.6 \text{ V}$ , SHTDN = low		6	8.4	mA				
IDD1	High-side supply current	4.5 V ≤ VDD1 ≤ 5.5 V, SHTDN = low		7.1	9.7					
		SHTDN = high		1.3		μΑ				
IDDO	Lauraida armadi armaat	3.0 V ≤ VDD2 ≤ 3.6 V		5.3	7.2	A				
IDD2	Low-side supply current	4.5 V ≤ VDD2 ≤ 5.5 V		5.9	8.1	mA				



## 7.10 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
t <sub>r</sub>	Rise time of VOUTP, VOUTN	See Figure 1	1.3		μs
t <sub>f</sub>	Fall time of VOUTP, VOUTN	See Figure 1	1.3		μs
	VIN to VOUTN, VOUTP signal	AMC1311-Q1, unfiltered output, see Figure 1	1.5	2.5	
	delay (50% – 10%)	AMC1311B-Q1, unfiltered output, see Figure 1	1.0	1.5	μs
	VIN to VOUTN, VOUTP signal	AMC1311-Q1, unfiltered output, see Figure 1	2.1	3.1	
	delay (50% – 50%)	AMC1311B-Q1, unfiltered output, see Figure 1	1.6	2.1	μs
	VIN to VOUTN, VOUTP signal	AMC1311-Q1, unfiltered output, see Figure 1	3.0	4.0	
	delay (50% – 90%)	AMC1311B-Q1, unfiltered output, see Figure 1	2.5	3.0	μs
t <sub>AS</sub>	Analog settling time	VDD1 step to 3.0 V with VDD2 ≥ 3.0 V, to VOUTP, VOUTN valid, 0.1% settling	50	100	μs
t <sub>EN</sub>	Device enable time	SHTDN high to low	50	100	μs
t <sub>SHTDN</sub>	Shutdown time	SHTDN low to high	3	10	μs





Figure 1. Rise, Fall, and Delay Time Waveforms

Submit Documentation Feedback




#### 7.11 Insulation Characteristics Curves



# TEXAS INSTRUMENTS

## 7.12 Typical Characteristics

at VDD1 = 5 V, VDD2 = 3.3 V, SHTDN = 0 V,  $f_{IN}$  = 10 kHz, and BW = 100 kHz (unless otherwise noted)




Submit Documentation Feedback



## **Typical Characteristics (continued)**


at VDD1 = 5 V, VDD2 = 3.3 V, SHTDN = 0 V, f<sub>IN</sub> = 10 kHz, and BW = 100 kHz (unless otherwise noted)



# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**

at VDD1 = 5 V, VDD2 = 3.3 V, SHTDN = 0 V, f<sub>IN</sub> = 10 kHz, and BW = 100 kHz (unless otherwise noted)




Submit Documentation Feedback



## **Typical Characteristics (continued)**

at VDD1 = 5 V, VDD2 = 3.3 V, SHTDN = 0 V,  $f_{IN}$  = 10 kHz, and BW = 100 kHz (unless otherwise noted)




Submit Documentation Feedback Copyright © 2018, Texas Instruments Incorporated

# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**


at VDD1 = 5 V, VDD2 = 3.3 V, SHTDN = 0 V, f<sub>IN</sub> = 10 kHz, and BW = 100 kHz (unless otherwise noted)





## **Typical Characteristics (continued)**

at VDD1 = 5 V, VDD2 = 3.3 V, SHTDN = 0 V, f<sub>IN</sub> = 10 kHz, and BW = 100 kHz (unless otherwise noted)




Submit Documentation Feedback

Low-Side Supply Voltage



## **Typical Characteristics (continued)**

at VDD1 = 5 V, VDD2 = 3.3 V, SHTDN = 0 V, f<sub>IN</sub> = 10 kHz, and BW = 100 kHz (unless otherwise noted)



**Temperature** 

**Temperature** 




## **Detailed Description**

#### Overview 8.1

The AMC1311-Q1 is a precision, isolated amplifier with a high input-impedance and wide input-voltage range. The input stage of the device drives a second-order, delta-sigma ( $\Delta\Sigma$ ) modulator. The modulator uses the internal voltage reference and clock generator to convert the analog input signal to a digital bitstream. The drivers (termed TX in the Functional Block Diagram section) transfer the output of the modulator across the isolation barrier that separates the high-side and low-side voltage domains. The received bitstream and clock are synchronized and processed by a fourth-order analog filter on the low-side and presented as a differential analog output.

The SiO<sub>2</sub>-based, double-capacitive isolation barrier supports a high level of magnetic field immunity, as described in ISO72x Digital Isolator Magnetic-Field Immunity. The digital modulation used in the AMC1311-Q1 and the isolation barrier characteristics result in high reliability and common-mode transient immunity.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Analog Input

The input stage of the AMC1311-Q1 feeds a second-order, switched-capacitor, feed-forward  $\Delta\Sigma$  modulator. The modulator converts the analog signal into a bitstream that is transferred over the isolation barrier, as described in the Isolation Channel Signal Transmission section. The high-impedance, and low bias-current input of the AMC1311-Q1 makes the device suitable for isolated voltage sensing applications. Figure 45 depicts the equivalent input structure of the AMC1311-Q1 with the relevant components.




Figure 45. Equivalent Analog Input Circuit



#### **Feature Description (continued)**

There are two restrictions on the analog input signal, VIN. First, if the input voltage VIN exceeds the voltage of 6.5 V, the input current must be limited to 10 mA because the device input electrostatic discharge (ESD) protection turns on. In addition, the linearity and noise performance of the device are ensured only when the analog input voltage remains within the specified linear full-scale range (V<sub>FSR</sub>).

#### 8.3.2 Isolation Channel Signal Transmission

The AMC1311-Q1 uses an on-off keying (OOK) modulation scheme to transmit the modulator output bitstream across the SiO<sub>2</sub>-based isolation barrier. As shown in Figure 46, the transmitter modulates the bitstream at TX IN with an internally-generated, high-frequency carrier across the isolation barrier to represent a digital *one* and does not send a signal to represent the digital *zero*. The nominal frequency of the carrier used inside the AMC1311-Q1 is 480 MHz.

The receiver demodulates the signal after advanced signal conditioning and produces the output. The AMC1311-Q1 also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions caused by the high-frequency carrier and IO buffer switching.




Figure 46. Block Diagram of an Isolation Channel

Figure 47 shows the concept of the OOK scheme.




Figure 47. OOK-Based Modulation Scheme



#### **Feature Description (continued)**

#### 8.3.3 Fail-Safe Output

The AMC1311-Q1 offers a fail-safe output that simplifies diagnostics on system level. The fail-safe output is active in three cases:

- When the high-side supply VDD1 of the AMC1311-Q1 device is missing
- When the high-side supply VDD1 falls under the VDD1<sub>UV</sub> undervoltage threshold level or
- When the SHTDN pin is pulled high

Figure 48 shows the fail-safe output of the AMC1311-Q1 that is a negative differential output voltage that does not occur under normal device operation. As a reference value for the fail-safe detection on a system level, use the  $V_{\mathsf{FAILSAFE}}$  voltage as specified in the *Electrical Characteristics* table.




Figure 48. AMC1311-Q1 Output Behavior

#### 8.4 Device Functional Modes

The AMC1311-Q1 is operational when the power supplies VDD1 and VDD2 are applied, as specified in the *Recommended Operating Conditions* table.



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The very low input bias current, ac and dc errors, and temperature drift make the AMC1311-Q1 a high-performance solution for automotive applications where voltage measurement with high common-mode levels is required.

## 9.2 Typical Application

Isolated amplifiers are widely used in automotive applications such as traction inverters, on-board chargers, and dc/dc converters. The input structure of the AMC1311-Q1 is tailored for isolated voltage sensing using resistive dividers to reduce the high common-mode voltage.

Figure 49 depicts a typical use of the AMC1311-Q1 for dc bus voltage sensing in a traction inverter application. Phase current measurement is accomplished through the shunt resistors, R<sub>SHUNT</sub> (in this case, two-pin shunts) and the AMC1301-Q1 isolated amplifiers that are optimized for isolated current sensing. The high-impedance input and the high common-mode transient immunity of the AMC1311-Q1 ensure reliable and accurate operation even in high-noise environments.




Figure 49. Using the AMC1311B-Q1 for DC Bus Voltage Sensing in Traction Inverters

22



#### Typical Application (continued)

#### 9.2.1 Design Requirements

Table 1 lists the parameters for this typical application.

**Table 1. Design Requirements** 

PARAMETER	VALUE		
High-side supply voltage	3.3 V or 5 V		
Low-side supply voltage	3.3 V or 5 V		
Voltage drop across the sensing resistor for a linear response	2 V (maximum)		
Current through the resistive divider, I <sub>CROSS</sub>	0.1 mA (maximum)		
Signal delay (50% VIN to 90% VOUTP, VOUTN)	3 μs (maximum)		

#### 9.2.2 Detailed Design Procedure

Use Ohm's Law to calculate the minimum total resistance of the resistive divider to limit the cross current to the desired value ( $R_{TOTAL} = V_{BUS} / I_{CROSS}$ ) and the required sense resistor value to be connected to the AMC1311-Q1 input:  $R_{SENSE} = V_{FSR} / I_{CROSS}$ .

Consider the following two restrictions to choose the proper value of the shunt resistor R<sub>SENSE</sub>:

- The voltage drop on  $R_{SENSE}$  caused by the nominal voltage range of the system must not exceed the recommended input voltage range:  $V_{SENSE} \le V_{FSR}$
- The voltage drop on  $R_{SENSE}$  caused by the maximum allowed system overvoltage must not exceed the input voltage that causes a clipping output:  $V_{SENSE} \le V_{Clipping}$

Table 2 lists examples of nominal E96-series (1% accuracy) resistor values for systems using 600 V and 800 V on the dc bus.

**Table 2. Resistor Value Examples** 

PARAMETER	600-V DC BUS	800-V DC Bus
Resistive divider resistor R <sub>1</sub>	3.01 MΩ	4.22 MΩ
Resistive divider resistor R <sub>2</sub>	3.01 MΩ	4.22 MΩ
Sense resistor R <sub>SENSE</sub>	20 kΩ	21 kΩ
Resulting current through resistive divider I <sub>CROSS</sub>	99.3 μΑ	94.5 μA
Resulting voltage drop on sense resistor V <sub>SENSE</sub>	1.987 V	1.986 V

For systems using single-ended input ADCs, Figure 50 shows an example of a TLV313-Q1-based signal conversion and filter circuit as used on the AMC1311EVM. Tailor the bandwidth of this filter stage to the bandwidth requirement of the system and use NP0-type capacitors for best performance.




Figure 50. Connecting the AMC1311-Q1 Output to Single-Ended Input ADC

For more information on the general procedure to design the filtering and driving stages of SAR ADCs, see 18-Bit, 1MSPS Data Acquisition Block (DAQ) Optimized for Lowest Distortion and Noise and 18-Bit Data Acquisition Block (DAQ) Optimized for Lowest Power, available for download at www.ti.com.



#### 9.2.3 Application Curve

In traction inverter applications, the power switches must be protected in case of an overvoltage condition. To allow for fast system power-off, a low delay caused by the isolated amplifier is required. Figure 51 shows the typical full-scale step response of the AMC1311-Q1. Consider the delay of the required window comparator and the MCU to calculate the overall response time of the system.



Figure 51. Step Response of the AMC1311B-Q1

#### 9.3 Do's and Don'ts

Do not leave the analog input VIN of the AMC1311-Q1 unconnected (floating) when the device is powered up on the high-side. If the device input is left floating, the bias current may generate a negative input voltage that exceeds the specified input voltage range and the output of the device is invalid.

24 Submit Doci



## 10 Power Supply Recommendations

In a typical traction inverter application, the high-side power supply (VDD1) for the AMC1311-Q1 is generated from the low-side supply (VDD2) of the device by an isolated dc/dc converter circuit. A low-cost solution is based on the push-pull driver SN6501-Q1 and a transformer that supports the desired isolation voltage ratings. TI recommends using a low-ESR decoupling capacitor of 0.1  $\mu$ F and an additional capacitor of minimum 1  $\mu$ F for both supplies of the AMC1311-Q1. Place these decoupling capacitors as close as possible to the AMC1311-Q1 power-supply pins to minimize supply current loops and electromagnetic emissions.

The AMC1311-Q1 does not require any specific power up sequencing. Consider the analog settling time t<sub>AS</sub> as specified in the *Switching Characteristics* table after ramp up of the VDD1 high-side supply.




Figure 52. SN6501-Q1-Based, High-Side Power Supply



## 11 Layout

#### 11.1 Layout Guidelines

For best performance, place the smaller  $0.1-\mu F$  decoupling capacitors (C1 and C6) as close as possible to the AMC1311-Q1 power-supply pins, followed by the additional C2 and C5 capacitors with a minimum value of 1  $\mu F$ . The resistors and capacitors used for the analog input (C3) and output filters (R5, R10, and C13) are placed next to the decoupling capacitors. Use 1206-size, SMD-type, ceramic decoupling capacitors and route the traces to the VIN and SHTDN pins underneath. Connect the supply voltage sources in a way that allows the supply current to flow through the pads of the decoupling capacitors before powering the AMC1311-Q1.

Figure 53 shows this approach as implemented on the AMC1311EVM. Capacitors C5 and C6 decouple the high-side supply VDD1 while capacitors C1 and C2 are used to support the low-side supply VDD2 of the AMC1311-Q1.

#### 11.2 Layout Example




Figure 53. Recommended Layout of the AMC1311-Q1

6



## 12 Device and Documentation Support

## 12.1 Documentation Support

#### 12.1.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.1.2 Related Documentation

For related documentation, see the following:

- Isolation Glossary
- ADC121S101x-Q1 Single-Channel, 0.5 to 1-Msps,12-Bit Analog-to-Digital Converter
- Semiconductor and IC Package Thermal Metrics
- ISO72x Digital Isolator Magnetic-Field Immunity
- AMC1301-Q1 Precision, ±250-mV Input, 3-μs Delay, Reinforced Isolated Amplifier
- TLV313-Q1 Low-Power, Rail-to-Rail In/Out, 750-μV Typical Offset, 1-MHz Operational Amplifier for Cost-Sensitive Systems
- AMC1311EVM Users Guide
- 18-Bit, 1-MSPS Data Acquisition Block (DAQ) Optimized for Lowest Distortion and Noise
- 18-Bit, 1-MSPS Data Acquisition Block (DAQ) Optimized for Lowest Power
- SN6501-Q1 Transformer Driver for Isolated Power Supplies

#### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





30-Jun-2018

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
AMC1311BQDWVQ1	ACTIVE	SOIC	DWV	8	64	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	1311BQ1	Samples
AMC1311BQDWVRQ1	ACTIVE	SOIC	DWV	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	1311BQ1	Samples
AMC1311QDWVQ1	ACTIVE	SOIC	DWV	8	64	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	1311Q1	Samples
AMC1311QDWVRQ1	ACTIVE	SOIC	DWV	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	1311Q1	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## PACKAGE OPTION ADDENDUM

30-Jun-2018

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF AMC1311-Q1:

Catalog: AMC1311

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 26-Feb-2019

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC1311BQDWVRQ1	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
AMC1311QDWVRQ1	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1

www.ti.com 26-Feb-2019



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC1311BQDWVRQ1	SOIC	DWV	8	1000	350.0	350.0	43.0
AMC1311QDWVRQ1	SOIC	DWV	8	1000	350.0	350.0	43.0



SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOIC



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated