SERVO DRIVER BLOCKS

sigma_delta uC **SDELTA GPIO** uc_gpio.sch sigma_delta.sch uC AC CLK SYM **TEMP** LEM IN Dbg **VBUS** uC UI **MEAS** Power vbus_meas.sch connectors uC **IGBT** CONN **ADC**

ENDAT STEP DIR

QEP


Ether **NET**

CAN


RS485

Ether **CAT** ethercat.sch

Pablo Slavkin dci Sheet: / File: servo.sch Title: servo drive



USB HOST



 Pablo Slavkin

 dci


 Sheet: /ethernet/

 File: ethernet.sch


 Title: ethernet

 Size: A3
 Date: 2020-01-09
 Rev: 1.0


 KiCad E.D.A. kicad 5.0.2+dfsg1-1
 Id: 2/20




Pablo Slavkin dci Sheet: /uc_adc/ File: uc_adc.sch Title: ADC Size: A3 Date: 2020-01-09 KiCad E.D.A. kicad 5.0.2+dfsg1-1




DECOUPLING FILTERS





Decoupling Capacitors







Ferrite Beads Place near U1









CLK + JTAG + SCI




BOOTSRAP R's



ADC/DAC DBG OUT




SPI FLASH



	Pablo Slavkin						
	dci	dci					
Sheet: /uc_clk_dbg/ File: uc_clk_dbg.sch							
	Title: clk						
	Size: A3	Date: 2020-01-09				Rev: 1.0	
	KiCad E.D.A. kid	ad 5.0.2+dfsg1-1				ld: 6/20	
	·	7				8	


Main Power

In case the control board have to be capply directly with socket vallage (220) popularit thete. It's not a good bee cases I'll like to keep hight vollage options these control is a requestment, so I let it as an option, but you have the low vollage input 15th and 15th controllers all you have the low vollage input 15th and 15th in connections all you have the low vollage input 15th and 15th in the property of t commercial and 2 power supply for Cold and first sides because for Colore to and 2 power supply for Cold and first sides because a Colore Colore to the Colo





COLD SUPPLY

It is inteded to use only, I mean OHLY Inside the control board, none of these coopers wires has to leave the board. I isolate every single pin from these supply to go outside, take these in account




HOT SUPPLY **Special bit of the last of t







SYMLIN = Internal Isolated SV power supply SYN = for VBUS measurement togic SYP = for share SY to the IGB1 and gover board consecors SYI = fot supply SY to encoders and external interfases




ablo Slavkin		
ci		
heet: /ac_in/ ile: ac_in.sch		
itle: AC in	put	
ize: A3	Date: 2020-01-09	Rev: 1.0
iCad E.D.A. ki	cad 5.0.2+dfsg1-1	ld: 7/20
	7	8


PWM OUT -> ISOLATOR -> BUFFER -> FILTER






2 isolated NTC interfase + 1 isolated 1-wire/485





Differential STEP-DIR input HOT




Pablo Slavkin Sheet: /step_dir/ File: step_dir.sch
 Title: ENDAT/BISS Interface


 Size: A3
 Date: 2020-01-09

 KiCad E.D.A. kicad 5.0.2+dfsg1-1

2x Isolated Idifferential incremental encoder interfase 5v input A-B-I-S

I left the Input for two Isolated Incremental encoders.
I left the 4 signals Input plus two auxiliary output for eny perpous plu





Symbols Slots fiducials, and others

Case



Fiducials TOP

● H1301 ● H1303 ● H1305 ● H1307 fiducials ● H1307

Fiducials Bottom

H1302 H1304 H1306 H1308 H1308 H1308 H1308

logo recycler

logo nanocut

logo kicad

logo pslavkin

4444

logo neurona

logo GNU

SLOT 'I' anyware

H1338 H1340 H1342 H1344 Slot Slot

H1358 H1357 Slot

SLOT V LEMs

mounting holes

● H1345 ● H1346 ● H1348 ● H1347 Slot


● H1349 ● H1351 ● H1353 ● H1355 Slot

● H1350 ● H1352 ● H1354 ● H1356 Slot

Pablo Slavkin Sheet: /symbols/ File: symbols.sch

Title: gpio


Size: A3 Date: 2020-01-09 KiCad E.D.A. kicad 5.0.2+dfsg1-1








controlling and Let contains that there is the region to the controlling and the contr


chanlogs: Eve decided to return to a 2x5 terminal block output "cause it match the size of the LEM












LEM_A_W XLEM_B_W


I've decided to eliminate 1 LEM, you could use 3 in line measurement, or 2 in line plus one for all. De reason is size of board and complexity


VBUS -> R divider -> ISO ADC -> uC



Pablo Slavkin Sheet: /Vbus meas/ File: vbus_meas.sch Title: Shunt isolated Size: A3 Date: 2020-01-09 KiCad E.D.A. kicad 5.0.2+dfsg1-1

Common Connections





 Pablo Slavkin

 dci

 Sheet: /connectors/


 File: conn.sch

 Title: Common connections

 Size: A3
 Date: 2020-01-09
 Rev: 1.0

 KiCad E.D.A. kicad 5.0.2+dfsg1-1
 Id: 17/20

Isolated sigma delta ADC



Pablo Slavkin

dci


Sheet: /sigma_delta/
File: sigma_detta.sch

Title: Shunt Sigma Delta isolated

Size: A3 Date: 2020-01-09 Rev: 1.0

KiCad E.D.A. kicad 5.0.2+dfsg1-1 Id: 18/20

2X Isolated diferential ENDAT interface



 Pablo Slavkin

 dci
 Sheet: /endat/

 File: endat.sch
 Title: ENDAT/BISS Interface

 Size: A3
 Date: 2020-01-09
 Rev: 1.0

 KiCad E.D.A. kicad 5.0.2+dfsg1-1
 Id: 19/20

uC GPIO's pins

I've spend hours to choose the GPIO's for each laterface trying to not creat one to the other, just pay attention if you wanna move some I've used global labels connector to go from one page to another isseed the off-page connector because it's more proue to errors. I know that is not too critotocu. but I've better and fastly for now

