

The project is divided in blocks. Each block join a group on signals and circuits depending on his function. The project is intended to have reinforced insulation using double sample isolation. For that reason, the uC circuitry is on a cold supply and the output logic is at hot supply. BUT take in account that HOT is not 220, is just a name indicating the first isolation stage

# SDELTA IFACE

LEM

VBUS  
MEAS

# IGBT

## uC GPIO

uC  
CLK  
Dbg

# uC Power

uC  
ADC

# TEMP

UI

# ENDAT

# QEP

**CAN**

# RS485

# Ether NET

# Ether CAT

ethercat.sch

Id: 1/18

I choose transformer spare part instead of the embedded shielded RJ45 plus leds, cause now I can choose any format connector RJ45 and maybe add PoE then. And are half the price



dci

Title: ethernet

Title: ethernet

Title: ethernet

Size: A3	Date: 2020-01-09
----------	------------------

KiCad E.D.A.	kiCad 5.0.2+dfsg1-1
--------------	---------------------


		9
		7

Rev: 1.0

Id: 2/18

# uC ADC PINS

Every interface to the ADC has the responsibility to filter its output.  
Before using ADC pins for that reason these pins just connect to the uC.  
Without loading to the output.



Pablo Slavkin

dci

Sheet: /uc\_adc/

File: uc\_adc.sch

Title: ADC

Size: A3

Date: 2020-01-09

Rev: 1.0

KiCad E.D.A. kicad 5.0.2+dfsg1-1

Id: 3/18


EtherCAT

1 channel transformer spare part instead of the embedded integrated RJ45 pins only, please use 1 pin through any terminal connector RJ45 and make sure P0, RD, EN and are not the pins




The diagram is mandatory in order to ESC read some internal configuration.

Let's not opterate, but the PHY's has some pins used as a bootstrap, so you have to respect that.



EtherCAT P0





EtherCAT P1



# DECOUPLING FILTERS






## Decoupling Capacitors




## Ferrite Beads


Place near U1




# CLK + JTAG + SCI




# MULTI PORPOUSE LEDS




# BOOTSTRAP R's



# DAC DBG OUT



## SPI FLASH



Pablo Slavkin

dci

Sheet: /uc\_clk\_dbg/

File: uc\_clk\_dbg.sch

**Title:** clk


Size: A3	Date: 2020-01-09
----------	------------------

KiCad E.D.A. kicad 5.0.2+dfsq1-1


Rev: 1.0

d: 6/18


COLD SUPPLY



HOT SUPPLY




Main Power



# PWM OUT -> ISOLATOR -> BUFFER -> LED

these pins has isolation and a buffer. They could be directly connected to a IGBT module for test porpouses or to a power board and another isolation stage for production porpouses to have a reinforced isolation. In next stages of the development of the board, the buffers could be eliminated, but not the isolation Scmith trigger stage



Pablo Slavkin  
dci

Sheet: /igbt/  
File: igbt.sch


Title: **igbt interface**

Size: A3 Date: 2020-01-09  
KiCad E.D.A. kicad 5.0.2+dfsg1-1


Rev: **1.0**  
Id: 8/18




# 2 isolated NTC interfase + 1 isolated 1-wire/485



# 2X Isolated ENDAT interface



# 2x Isolated Incremental encoder 5v input A-B-I-S



Pablo Slavkin  
dci

Sheet: /qep/  
File: qep.sch

**Title: QEP encoder Interfase**

Size: A4 Date: 2020-01-09

KiCad E.D.A. kicad 5.0.2+dfsg1-1

Rev: 1.0


Id: 11/18

## A



Rev: 1.0  
Id: 12/18

# Isolated CAN interfase



I've spend hours to choose the GPIO's for each interface trying to not crash one to the other, just pay attention if you wanna save some places...

I've used global labels connector to go from one page to another instead the off-page connector because it's more prone to errors.. I know that is not too orthodox.. but it's better and fastly for now



dci

Sheet: /uc\_qpio/

File: uc\_gpio.sch

**Title:** gpio

Size: A3

KiCad E.


	9
	7

\_\_\_\_\_


Rev: 1.0

Id: 14/18


# Multipropouse LEDs



# LCD UI interfase



Interfase directly using f20 wires flat cable  
for NHD-4,3-480272FT-CTXL-T newheaven LCD  
or hand wiring  
EA eDIP128B-6LWTP



Pablo Slavkin  
dci

Sheet: /ui/  
File: ui.sch

**Title: clk**


Size: A4 Date: 2020-01-09

KiCad E.D.A. kicad 5.0.2+dfsg1-1

**Rev: 1.0**

Id: 15/18

## 8 LEM's current measurement

[illegible]


Id: 16/18



# VBUS -> R divider -> ISO ADC -> uC

It's intended to measure the Vbus, one per motor, but they could be joined if both motor share same Vbus. The Vbus informatio will be used by the control algorithm and to drive the break resistor PWM to protect the rise of the Vbus more than a threshold

The input is expected not to be 220v or 380v. It's supposed to be a isolated low voltage to maintain the reinforced insulation, in case you can't you could input 220v directly but the isolation would be simple



Pablo Slavkin

dci

Sheet: /Vbus measurement/

File: vbus\_meas.sch

**Title: Shunt isolated**

Size: A3

Date: 2020-01-09

Rev: 1.0

KiCad E.D.A. kicad 5.0.2+dfsg1-1

Id: 17/18

# Isolated sigma delta ADC

It's intended for power being circuitry to sample all the signals to control system. The control being all over the SD filter to sample the data. All the power part will be at power board.

Power can signal to the power board and then come back again to the main board via signal to SD data board. The power board you have to protect trace length between SD and data.

I use SD as power side to be less prone to noise error on the way on connection the two boards (and I've decided to not supply 3.3V 5V).

