

PM:pm

MEM

1'h0

CLR1

16'h0

DATAIN[15..0]

1'h1

ENA1

DATAOUT[15..0]

PM_OUT[15..0]

PM_IN[4..0]

RADDR[4..0]

5'h0


WADDR[4..0]


1'h0

WE


SYNC_RAM

ID:id







DM:dm




ALU_MUX:alu_mux





Register:acc



FR:fr

