Current 642 - distribution_elementwise_grid_stride_kernel (408, 1, 1)x(256, 1, 1) 11.3	us 15,647 0 - NVIDIA GeForce RTX 3080 1.38 Ghz [4112983] python3.8 🤠	
Summary Details Source Context Comments Raw Session	☼ Compare ↓	X Tools
▶ GPU Speed Of Light Throughput		GPU Throughput Chart V
High-level overview of the throughput for compute and memory resources of the GPU. For each unit, the throughput reports Memory to clearly identify the highest contributor. High-level overview of the utilization for compute and memory resources		ach individual sub-metric of Compute and
Compute (SM) Throughput [%]	59.52 Duration [us]	11.33
Memory Throughput [%] L1/TEX Cache Throughput [%]	45.50 Elapsed Cycles [cycle] 25.10 SM Active Cycles [cycle]	15,647 13,279.72
L2 Cache Throughput [%]	21.81 SM Frequency [Ghz]	1.38
DRAM Throughput [%]	45.50 DRAM Frequency [Ghz]	9.20
Latency Issue Latency Issue Scheduler Statistics Scheduler Statistics Scheduler Statistics Latency Issue Scheduler Statistics Latency Issue Scheduler Statistics Latency Issue Latency Issue Scheduler Statistics Latency Issue Lat	performance of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically inc	dicate latency issues. Look at D
• Parillina Americal Theory of the Decay (C. 20) and the (C. 21) of the control of the decay of the least of the Control of th	:	
	nieved 10% of this device's fp32 peak performance and 0% of its fp64 peak performance. See the <u> Kernel Profiling Gui</u>	de for more details on roofline analysis.
► PM Sampling Timeline view of PM metrics sampled periodically over the workload duration. Data is collected across multiple passes. Use	this section to understand how workload behavior changes over its runtime.	ρ
Maximum Sampling Interval [us]	2 # Pass Groups	2
Maximum Buffer Size [Mbytes]	32 Dropped Samples [sample]	0
A PM Sampling Data Sampling interval is larger than 10% of the workload duration, which likely results in very few of sampling buffer size for the smaller interval, or don't set a fixed buffer size and let the tool adj	ollected samples. For better results, use thepm-sampling-interval option to reduce the sampling interval. Usepm-sam st it automatically.	npling-buffer-size to increase the
▶ Compute Workload Analysis		ρ
Detailed analysis of the compute resources of the streaming multiprocessors (SM), including the achieved instructions per		
Executed Ipc Elapsed [inst/cycle] Executed Ipc Active [inst/cycle]	2.35 SM Busy [%] 2.72 Issue Slots Busy [%]	68.92 68.92
Issued Ipc Active [inst/cycle]	2.76	
Balanced ALU is the highest-utilized pipeline (55.7%) based on active cycles, taking into account the rates of its description.	ferent instructions. It executes integer and logic operations. It is well-utilized, but should not be a bottleneck.	
► Memory Workload Analysis Detailed analysis of the memory resources of the CRIL Memory can become a limiting factor for the everall kernel performs	aco when fully utilizing the involved hands on write (Mary D.).	Memory Chart Memory
Detailed analysis of the memory resources of the GPU. Memory can become a limiting factor for the overall kernel performs reaching the maximum throughput of issuing memory instructions (Mem Pipes Busy). Detailed chart of the memory units.	etailed tables with data for each memory unit.	tween those units (Max Bandwidth), or by
Memory Throughput [Gbyte/s] L1/TEX Hit Rate [%]	334.98 Mem Busy [%] 0 Max Bandwidth [%]	21.81 45.50
L2 Hit Rate [%] L2 Compression Success Rate [%]	99.69 Mem Pipes Busy [%] 0 L2 Compression Ratio	8.77 0
► Scheduler Statistics	U LZ COMPlession Ratio	
Summary of the activity of the schedulers issuing instructions. Each scheduler maintains a pool of warps that it can issue it	structions for. The upper bound of warps in the pool (Theoretical Warps) is limited by the launch configuration. On every	y cycle each scheduler checks the state of
the allocated warps in the pool (Active Warps). Active warps that are not stalled (Eligible Warps) are ready to issue their new eligible warps, the issue slot is skipped and no instruction is issued. Having many skipped issue slots indicates poor latence		tions (Issued Warp). On cycles with no
Active Warps Per Scheduler [warp] Eligible Warps Per Scheduler [warp]	8.36 No Eligible [%] 3.31 One or More Eligible [%]	30.99 69.01
Issued Warp Per Scheduler	0.69	03.01
▶ Warp State Statistics		ρ
Analysis of the states in which all warps spent cycles during the kernel execution. The warp states describe a warp's readin warp parallelism is required to hide this latency. For each warp state, the chart shows the average number of cycles spent in	that state per issued instruction. Stalls are not always impacting the overall performance nor are they completely avoid	
schedulers fail to issue every cycle. When executing a kernel with mixed library and user code, these metrics show the com Warp Cycles Per Issued Instruction [cycle]	ined values. 12.11 Avg. Active Threads Per Warp	32
Warp Cycles Per Executed Instruction [cycle]	12.29 Avg. Not Predicated Off Threads Per Warp	30.04
Not Selected Stalls	icro scheduler to select the warp to issue. Not selected warps are eligible warps that were not picked by the scheduler t fficient warps to cover warp latencies and you may consider reducing the number of active warps to possibly increase o	
Est. Local Speedup: 31.39% warp was selected. A high number of not selected warps typically means you have s locality. This stall type represents about 31.4% of the total average of 12.1 cycles be		
	rectriceding the metactions.	
Warp Stall Check the <u>▶ Warp Stall Sampling (All Samples)</u> table for the top stall locations in your source based or	sampling data. The # Kernel Profiling Guide provides more details on each stall reason.	
(i) Warp Stall Check the <u>▶ Warp Stall Sampling (All Samples)</u> table for the top stall locations in your source based or ▶ Instruction Statistics		ρ
► Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and free	sampling data. The Kernel Profiling Guide provides more details on each stall reason. quency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline	
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and from multiple pipelines allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode' and 'Executed Instructions [inst]	sampling data. The Kernel Profiling Guide provides more details on each stall reason. Quency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline uctions' are measured differently and can diverge if cycles are spent in system calls. 2,452,416 Avg. Executed Instructions Per Scheduler [inst]	
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and from the multiple pipelines allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode' and 'Executed Instructions [inst] Issued Instructions [inst]	sampling data. The Kernel Profiling Guide provides more details on each stall reason. quency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline uctions' are measured differently and can diverge if cycles are spent in system calls. 2,452,416 Avg. Executed Instructions Per Scheduler [inst] 2,489,289 Avg. Issued Instructions Per Scheduler [inst]	es, while others remain unused. Using 9,016.24 9,151.80
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and from the multiple pipelines allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode' and 'Executed Instructions [inst] Issued Instructions [inst]	sampling data. The Kernel Profiling Guide provides more details on each stall reason. Guency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline uctions' are measured differently and can diverge if cycles are spent in system calls. 2,452,416 Avg. Executed Instructions Per Scheduler [inst] 2,489,289 Avg. Issued Instructions Per Scheduler [inst] werting pairs of non-fused instructions to their fused, higher-throughput equivalent, the achieved FP32 performance in the second stall reason.	es, while others remain unused. Using 9,016.24 9,151.80
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and from multiple pipelines allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode' and 'Executed Instructions [inst] Issued Instructions [inst] This kernel executes 349376 fused and 189568 non-fused FP32 instructions. By content of the content o	sampling data. The Kernel Profiling Guide provides more details on each stall reason. Guency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline uctions' are measured differently and can diverge if cycles are spent in system calls. 2,452,416 Avg. Executed Instructions Per Scheduler [inst] 2,489,289 Avg. Issued Instructions Per Scheduler [inst] werting pairs of non-fused instructions to their fused, higher-throughput equivalent, the achieved FP32 performance in the second stall reason.	9,016.24 9,151.80 could be increased by up to 18%
► Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and from multiple pipelines allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode' and 'Executed Instructions [inst] Issued Instructions [inst] FP32 Non-Fused Instructions This kernel executes 349376 fused and 189568 non-fused FP32 instructions. By continuous continuous provides insight into the types and from multiple pipelines allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode' and 'Executed Instructions [inst]	sampling data. The Kernel Profiling Guide provides more details on each stall reason. Guency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline uctions' are measured differently and can diverge if cycles are spent in system calls. 2,452,416 Avg. Executed Instructions Per Scheduler [inst] 2,489,289 Avg. Issued Instructions Per Scheduler [inst] werting pairs of non-fused instructions to their fused, higher-throughput equivalent, the achieved FP32 performance in the second stall reason.	es, while others remain unused. Using 9,016.24 9,151.80
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and fre multiple pipelines allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode' and 'Executed Instructions [inst] Executed Instructions [inst] Issued Instructions [inst] This kernel executes 349376 fused and 189568 non-fused FP32 instructions. By control (relative to its current performance). Check the Source page to identify where this kernel executes its current performance.	sampling data. The Kernel Profiling Guide provides more details on each stall reason. Guency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline uctions' are measured differently and can diverge if cycles are spent in system calls. 2,452,416 Avg. Executed Instructions Per Scheduler [inst] 2,489,289 Avg. Issued Instructions Per Scheduler [inst] werting pairs of non-fused instructions to their fused, higher-throughput equivalent, the achieved FP32 performance in the second stall reason.	9,016.24 9,151.80 could be increased by up to 18%
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and fremultiple pipelines allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode' and 'Executed Instructions [inst] Issued Instructions [inst] FP32 Non-Fused Instructions This kernel executes 349376 fused and 189568 non-fused FP32 instructions. By conference in the second of the sec	sampling data. The Kernel Profiling Guide provides more details on each stall reason. Guency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline uctions' are measured differently and can diverge if cycles are spent in system calls. 2,452,416 Avg. Executed Instructions Per Scheduler [inst] 2,489,289 Avg. Issued Instructions Per Scheduler [inst] werting pairs of non-fused instructions to their fused, higher-throughput equivalent, the achieved FP32 performance in the second stall reason.	9,016.24 9,151.80 could be increased by up to 18%
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and fre multiple pipelines allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode' and 'Executed Instructions [inst] Executed Instructions [inst] Issued Instructions [inst] FP32 Non-Fused Instructions Est. Speedup: 6.73% This kernel executes 349376 fused and 189568 non-fused FP32 instructions. By conference (relative to its current performance). Check the Source page to identify where this is in NVLink Topology NVLink Topology NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Tables Detailed tables with properties for each NVLink.	sampling data. The Kernel Profiling Guide provides more details on each stall reason. Guency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline uctions' are measured differently and can diverge if cycles are spent in system calls. 2,452,416 Avg. Executed Instructions Per Scheduler [inst] 2,489,289 Avg. Issued Instructions Per Scheduler [inst] werting pairs of non-fused instructions to their fused, higher-throughput equivalent, the achieved FP32 performance in the second stall reason.	9,016.24 9,151.80 could be increased by up to 18%
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and fright multiple pipelines allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode' and 'Executed Instructions [inst] Executed Instructions [inst] FP32 Non-Fused Instructions This kernel executes 349376 fused and 189568 non-fused FP32 instructions. By conference of the second of the source page to identify where this instruction is current performance). Check the Source page to identify where this instruction is current performance. The source page to identify where this instruction is current performance. The source page to identify where the source page to identify where this instruction is current performance. The source page to identify where this instruction is current performance. The source page to identify where this instruction is current performance. The source page to identify where this instruction is current performance. The source page to identify where this instruction is current performance. The source page to identify where this instruction is current performance. The source page to identify where this instruction is current performance. The source page to identify where this instruction is current performance. The source page to identify where this instruction is current performance. The source page to identify where this instruction is current performance. The source page to identify where this instruction is current performance. The source page to identify where this instruction is current performance. The source page to identify where the source page to identify where this instruction is current performance. The source page to identify where	sampling data. The Kernel Profiling Guide provides more details on each stall reason. Guency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline uctions' are measured differently and can diverge if cycles are spent in system calls. 2,452,416 Avg. Executed Instructions Per Scheduler [inst] 2,489,289 Avg. Issued Instructions Per Scheduler [inst] werting pairs of non-fused instructions to their fused, higher-throughput equivalent, the achieved FP32 performance in the second stall reason.	9,016.24 9,151.80 could be increased by up to 18%
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and fre multiple pipelines allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode' and 'Executed Instructions [inst] Executed Instructions [inst] Issued Instructions [inst] FP32 Non-Fused Instructions Est. Speedup: 6.73% This kernel executes 349376 fused and 189568 non-fused FP32 instructions. By conference (relative to its current performance). Check the Source page to identify where this is in NVLink Topology NVLink Topology NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Tables Detailed tables with properties for each NVLink.	sampling data. The Kernel Profiling Guide provides more details on each stall reason. Quency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline auctions' are measured differently and can diverge if cycles are spent in system calls. 2,452,416 Avg. Executed Instructions Per Scheduler [inst] 2,489,289 Avg. Issued Instructions Per Scheduler [inst] exerting pairs of non-fused instructions to their fused, higher-throughput equivalent, the achieved FP32 performance are executed instructions.	es, while others remain unused. Using 9,016.24 9,151.80 could be increased by up to 18%
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and fright multiple pipelines allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode' and 'Executed Instructions [inst] Executed Instructions [inst] Issued Instructions [inst] FP32 Non-Fused Instructions Est. Speedup: 6.73% This kernel executes 349376 fused and 189568 non-fused FP32 instructions. By conclusion (relative to its current performance). Check the Source page to identify where this left in NVLink Topology NVLink Topology NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Tables Detailed tables with properties for each NVLink. NUMA Affinity Non-uniform memory access (NUMA) affinities based on compute and memory distances for all GPUs. Launch Statistics Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the divided Size	sampling data. The **Remel Profiling Guide** provides more details on each stall reason. Quency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline uctions' are measured differently and can diverge if cycles are spent in system calls. 2,452,416 Avg. Executed instructions Per Scheduler [inst] 2,489,289 Avg. Issued Instructions Per Scheduler [inst] averting pairs of non-fused instructions to their **Drused**, higher-throughput equivalent, the achieved FP32 performance remel executes FP32 instructions.	es, while others remain unused. Using 9,016.24 9,151.80 could be increased by up to 18%
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and fremultiple pipelines allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode' and 'Executed Instructions [inst] Executed Instructions [inst] Saved Instructions [inst]	sampling data. The Kernel Profiling Guide provides more details on each stall reason. Quency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline uctions' are measured differently and can diverge if cycles are spent in system calls. 2,452,416 Avg. Executed Instructions Per Scheduler [inst] 2,489,289 Avg. Issued Instructions Per Scheduler [inst] averting pairs of non-fused instructions to their fused, higher-throughput equivalent, the achieved FP32 performance except executes FP32 instructions.	es, while others remain unused. Using 9,016.24 9,151.80 could be increased by up to 18%
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and free multiple pipelines allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode' and 'Executed Instructions [inst] Executed Instructions [inst] This kernel executes 349376 fused and 189568 non-fused FP32 instructions. By compared to its current performance). Check the Source page to identify where this is considered in the source page to identify where this is current performance). The source page to identify where this is current performance. NVLink Topology NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput. NVLink Tables Detailed tables with properties for each NVLink. NUMA Affinity Non-uniform memory access (NUMA) affinities based on compute and memory distances for all GPUs. Launch Statistics Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the dividical size Registers Per Thread [register/thread]	sampling data. The Kemel Profiling Guide provides more details on each stall reason. Quency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline uctions' are measured differently and can diverge if cycles are spent in system calls. 2,452,416 Avg. Executed Instructions Per Scheduler [inst] 2,489,289 Avg. Issued Instructions Per Scheduler [inst] averting pairs of non-fused instructions to their fused, higher-throughput equivalent, the achieved FP32 performance renel executes FP32 instructions.	es, while others remain unused. Using 9,016.24 9,151.80 could be increased by up to 18%
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and fremultiple pipelines allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode' and 'Executed Instructions [inst] Executed Instructions [inst] FP32 Non-Fused Instructions	sampling data. The Kernel Profiling Guide provides more details on each stall reason. Requency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline functions are measured differently and can diverge if cycles are spent in system calls. 2,452,416 Avg. Executed Instructions Per Scheduler [inst] 2,489,289 Avg. Issued Instructions Per Scheduler [inst] exerting pairs of non-fused instructions to their fused, higher-throughput equivalent, the achieved FP32 performance in executes FP32 instructions. Instructions. Static Shared Memory Per Block [byte/block] 256 Dynamic Shared Memory Per Block [byte/block] 104,448 Driver Shared Memory Per Block [Kybte/block]	es, while others remain unused. Using 9,016.24 9,151.80 could be increased by up to 18%
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and fright multiple pipelines allows hiding latencies and enables parallel execution. Note that 'instructions/Opcode' and 'Executed Instructions [inst] Executed Instructions [inst]	sampling data. The Kernel Profiling Guide provides more details on each stall reason. quency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline uctions' are measured differently and can diverge if cycles are spent in system calls. 2,452,416 Avg. Executed Instructions Per Scheduler [inst] 2,489,289 Avg. Issued Instructions Per Scheduler [inst] werting pairs of non-fused instructions to their instructions by the second instructions. island the grid into blocks, and the GPU resources needed to execute the kernel. Choosing an efficient launch configuration as Static Shared Memory Per Block [byte/block] 550 Dynamic Shared Memory Per Block [byte/block] 104,448 Driver Shared Memory Per Block [kyte/block] 1 Shared Memory Configuration Size [kbyte] 0 # SMs [SM]	es, while others remain unused. Using 9,016.24 9,151.80 could be increased by up to 18%
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and from multiple pipelines allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode' and 'Executed Instructions [Inst] Executed Instructions [Inst]	sampling data. The Kernel Profiling Guide provides more details on each stall reason. quency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline uctions' are measured differently and can diverge if cycles are spent in system calls. 2,452,416 Avg. Executed Instructions Per Scheduler [inst] 2,489,289 Avg. Issued instructions Per Scheduler [inst] werting pairs of non-fused instructions to their timed, higher-throughput equivalent, the achieved FP32 performance renel executes FP32 instructions. Static Shared Memory Per Block [byte/block] 256 Dynamic Shared Memory Per Block [byte/block] 104,448 Driver Shared Memory Per Block [kyte/block] 1 Shared Memory Configuration Size [kbyte] 0 # SMs [SM] Another way to view occupancy is the percentage of the hardware's ability to process warps that is actively in use. Highgradation. Large discrepancies between the theoretical and the achieved occupancy during execution typically indicate	es, while others remain unused. Using 9,016.24 9,151.80 could be increased by up to 18%
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and fright multiple pipelines allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode' and 'Executed Instructions [inst] Executed Instructions [inst]	sampling data. The Kernel Profiling Guide provides more details on each stall reason. Quency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline uctions' are measured differently and can diverge if cycles are spent in system calls. 2,452,416 Avg. Executed Instructions Per Scheduler [inst] 2,489,289 Avg. Issued Instructions Per Scheduler [inst] werting pairs of non-fused instructions to their this fused, higher-throughput equivalent, the achieved FP32 performance in the executes FP32 Instructions. 408 Function Cache Configuration 38 Static Shared Memory Per Block [byte/block] 256 Dynamic Shared Memory Per Block [byte/block] 104,448 Driver Shared Memory Per Block [byte/block] 1 Shared Memory Configuration Size [Kbyte] 0 # SMs [SM]	es, while others remain unused. Using 9,016.24 9,151.80 could be increased by up to 18%
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and from untiple pipelines allows hiding latencies and enables parallel execution. Note that 'instructions/Opcode' and 'Executed Instructions [inst] Executed Instructions [inst] Issued I	sampling data. The Kernel Profiling Guide provides more details on each stall reason. Requency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline uctions are measured differently and can diverge if cycles are spent in system calls. 2,452,416	es, while others remain unused. Using 9,016.24 9,151.80 could be increased by up to 18%
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and from fultiple pipelines allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode' and 'Executed Instructions [inst] Executed Instructions [inst]	sampling data. The Kernel Profiling Guide provides more details on each stall reason. quency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline uctions are measured differently and can diverge if cycles are spent in system calls. 2,452,416 Avg. Executed Instructions Per Scheduler [inst] 2,489,289 Avg. Issued Instructions Per Scheduler [inst] werting pairs of non-fused instructions to their for the following pairs of non-fused instructions. become secutes FP32 instructions. as static Shared Memory Per Block [byte/block] 256 Dynamics Alared Memory Per Block [byte/block] 104,448 Driver Shared Memory Per Block [kbyte/block] 1 Shared Memory Configuration Size [kbyte] 0 # SMs [SM] Another way to view occupancy is the percentage of the hardware's ability to process warps that is actively in use. High gradation. Large discrepancies between the theoretical and the achieved occupancy during execution typically indicate for the state of the scheduler [inst] 8 Block Limit Shared Mem [block] 8 Block Limit SM [block] 8 Block Limit SM [block]	es, while others remain unused. Using 9,016.24 9,151.80 could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could b
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and from utility pipelines allows hiding latencies and enables parallel execution. Note that 'instructions/Opcode' and 'Executed Instructions [inst] Executed Instructions [inst] Executed Instructions [inst]	sampling data. The secuted instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline uctions' are measured differently and can diverge if cycles are spent in system calls. 2,452,416 Avg. Executed Instructions Per Scheduler [inst] 2,489,289 Avg. Issued Instructions Per Scheduler [inst] werting pairs of non-fused instructions to their fused, higher-throughput equivalent, the achieved FP32 performance rinel executes FP32 instructions. 408 Function Cache Configuration 38 Static Shared Memory Per Block [byte/block] 256 Dynamic Shared Memory Per Block [byte/block] 104,448 Driver Shared Memory Per Block [byte/block] 1 Shared Memory Configuration Size [kbyte] 0 # SMs [SM] Another way to view occupancy is the percentage of the hardware's ability to process warps that is actively in use. High gradation. Large discrepancies between the theoretical and the achieved occupancy during execution typically indicate for the part of the part of the part of the Shared Mem Block [block] 8 Block Limit Shared Mem [block] 9 Block Limit Shared Mem [block]	es, while others remain unused. Using 9,016.24 9,151.80 could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could b
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and fright multiple pipelines allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode' and 'Executed Instructions [inst] Executed Instructions [inst] Saud Instructions [inst]	sampling data. The secuted instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline uctions' are measured differently and can diverge if cycles are spent in system calls. 2,452,416 Avg. Executed Instructions Per Scheduler [inst] 2,489,289 Avg. Issued Instructions Per Scheduler [inst] werting pairs of non-fused instructions to their fused, higher-throughput equivalent, the achieved FP32 performance rinel executes FP32 instructions. 408 Function Cache Configuration 38 Static Shared Memory Per Block [byte/block] 256 Dynamic Shared Memory Per Block [byte/block] 104,448 Driver Shared Memory Per Block [byte/block] 1 Shared Memory Configuration Size [kbyte] 0 # SMs [SM] Another way to view occupancy is the percentage of the hardware's ability to process warps that is actively in use. High gradation. Large discrepancies between the theoretical and the achieved occupancy during execution typically indicate for the part of the part of the part of the Shared Mem Block [block] 8 Block Limit Shared Mem [block] 9 Block Limit Shared Mem [block]	es, while others remain unused. Using 9,016.24 9,151.80 could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could b
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and firmultiple pipelines allows hiding latencies and enables parallel execution. Note that 'instructions/Opcode' and 'Executed Instructions [Inst] Issued Instructions [Inst] Instruction Instructions [Inst] Issued Instructions [Inst] Issued Instructions [Inst] Issued Instructions [Inst] Issued Instructions [Inst] Instruction Instructions [Inst] Instruction Instructions [Inst] Instruction Instructions [Instruction Instruction In	sampling data. The Remel Profiling Guide provides more details on each stall reason. quency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline uctions' are measured differently and can diverge if cycles are spent in system calls. 2,452,416 Avg. Executed instructions Per Scheduler [Inst] 2,489,289 Avg. Executed instructions Per Scheduler [Inst] 2,489,289 Avg. Issued instructions Per Scheduler [Inst] werting pairs of non-fused instructions to their interest the scheduler [Inst] werting pairs of non-fused instructions to their interest the scheduler [Inst] 408 Function Cache Configuration 38 Static Shared Memory Per Block [Instructions] 256 Dynamic Shared Memory Per Block [Ipste/block] 256 Dynamic Shared Memory Per Block [Ipste/block] 104.448 Driver Shared Memory Per Block [Ipste/block] 1 Shared Memory Configuration Size [Kbyte] 0 # SMs [SM] Another way to view occupancy is the percentage of the hardware's ability to process warps that is actively in use. High gradation. Large discrepancies between the theoretical and the achieved occupancy during execution typically indicate 100 Block Limit Registers [block] 48 Block Limit Registers [block] 49 Block Limit Shared Mem [block] 69.79 Block Limit Shared Mem [block] 69.70 Block Limit Shared Mem [block] 69.70 Block Limit Shared Mem [block] 69.70 Block Limit Shared Mem [block] 69.71 Block Limit Shared Mem [block] 69.72 Block Limit Shared Mem [block] 69.73 Block Limit Shared Mem [block] 69.74 Block Limit Shared Mem [block] 69.75 Block Limit Shared Mem [block] 69.76 Block Limit Shared Mem [block] 69.77 Block Limit Shared Mem [block] 69.78 Block Limit Shared Mem [block] 69.79 Block Limit Shared Mem [block] 69.70 Block Limit Shared Mem [block] 69.70 Block Limit Shared Mem [block] 69.70 Block Limit Register	es, while others remain unused. Using 9,016.24 9,151.80 could be increased by up to 18%
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and firmultiple pipelines allows hiding latencies and enables parallel execution. Note that "instructions/Opcode" and "Executed instructions [inst] Issued [instructions [inst] Instructions [inst] Issued [instructions [inst] Issued [instructions [inst] Instructions [instructions [inst] Instructions [instructions	sampling data. The secuted instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline uctions' are measured differently and can diverge if cycles are spent in system calls. 2,452,416 Avg. Executed Instructions Per Scheduler [inst] 2,489,289 Avg. Issued Instructions Per Scheduler [inst] werting pairs of non-fused instructions to their fused, higher-throughput equivalent, the achieved FP32 performance rinel executes FP32 instructions. 408 Function Cache Configuration 38 Static Shared Memory Per Block [byte/block] 256 Dynamic Shared Memory Per Block [byte/block] 104,448 Driver Shared Memory Per Block [byte/block] 1 Shared Memory Configuration Size [kbyte] 0 # SMs [SM] Another way to view occupancy is the percentage of the hardware's ability to process warps that is actively in use. High gradation. Large discrepancies between the theoretical and the achieved occupancy during execution typically indicate for the part of the part of the part of the Shared Mem Block [block] 8 Block Limit Shared Mem [block] 9 Block Limit Shared Mem [block]	es, while others remain unused. Using 9,016.24 9,151.80 could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could b
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and firmultiple pipelines allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode' and Executed instructions [inst] Issued instructions [inst] Issued instructions [inst] Executed instructions [inst] FP32 Non-Fused instructions [inst] FP32 Non-Fused instructions [inst] NVLink Topology NVLink Topology NVLink Topology NVLink Topology instructions [inst] NVLink Topology instructions	sampling data. The Kernel Profiling Guide provides more details on each stall reason. Requency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline uctions are measured differently and can diverge if cycles are spent in system calls. 2,452,416	es, while others remain unused. Using 9,016.24 9,151.80 could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could be increased by up to 18% Could b
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and firmultiple pipelines allows hiding latencies and enables parallel execution. Note that 'instructions/Opcode' and 'Executed Instructions [inst] Executed Instructions [inst] Issued instructions [inst] F722 Non-Fused instructions Est. Speedup: 6.73%. This kernel executes 349376 fused and 189568 non-fused FP32 instructions. By or (relative to its current performance). Check the Source page to Identify where this instructions with the Source page to Identify where this instructions by the Source page to Identify where this instructions with properties for each NVLink connections with transmit/receive throughput. NVLink Tables Detailed tables with properties for each NVLink. NUMA Affinity Non-uniform memory access (NUMA) affinities based on compute and memory distances for all GPUs. Launch Statistics Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the divided Size Registers Per Thread [register/thread] Block Size Threads [thread] Waves Per SM Uses Green Context Noccupancy is the ratio of the number of active warps per multiprocessor to the maximum number of possible active warps higher performance, however, low occupancy always reduces the ability to hide latencies, resulting in overall performance of Theoretical Active Warps per SM [warp] Achieved Occupancy Achieved Occupancy Est. Local Speedup: 30.21% The difference between calculated theoretical (100.0%) and measured achieved occupancy set Local Speedup: 30.21% The difference between calculated theoretical (100.0%) and measured achieved occupancy set Local Speedup: 30.21% The Possible of SM, SMP, SMSP, L1 & L2 caches, and DRAM Average SM Active Cycles [cycle] Average CPAAM Active Cycles [cycle] Average CPAAM Active Cycles [cycle]	sampling data. The Kernel Profiling Guide provides more details on each stall reason. Requency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline uctions are measured differently and can diverge if cycles are spent in system calls. 2.452.416 Avg. Executed instructions Per Scheduler [inst] 2.489,289 Avg. Issued instructions Per Scheduler [inst] verting pairs of non-fused instructions to their for such that is such that is achieved FP32 performance triple executes FP32 instructions. Solid instructions. Solid instruction Cache Configuration 38 Static Shared Memory Per Block [byte/block] 256 Dynamic Shared Memory Per Block [kbyte/block] 104.448 Driver Shared Memory Per Block [kbyte/block] 1 Shared Memory Configuration Size [kbyte] 0 # SMs [SM] Another way to view occupancy is the percentage of the hardware's ability to process warps that is actively in use. High gradation. Large discrepancies between the theoretical and the achieved occupancy during execution typically indicate 100 Block Limit Registers [block] 48 Block Limit Registers [block] 33.50 Block Limit Warps [block] 69.79 Block Limit Warps [block] 39.81 30.81 30.81 30.81 30.81 30.81 30.81 30.81 30.81 30.81 30.81 30.82 30.82 30.84 30.84 30.84 30.84 30.84 30.84 30.84 30.84 30.84 30.84 30.84 30.84 30.84 30.84 30.84 30.84 30.84 30.84 30.85 30.85 30.85 30.85 30.86 30.86 30.87 30.87 30.87 30.87 30.87 30.87 30.87 30.87 30.87 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.80 30.8	es, while others remain unused. Using 9,016.24 9,151.80 could be increased by up to 18%
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and fin multiple pipelines allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode' and 'Executed ins Executed Instructions [inst] Executed Instructions [inst] Executed Instructions [inst]	sampling data. The Kernel Profiling Guids provides more details on each stall reason. Sequency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline uctions are measured differently and can diverge if cycles are spent in system calls. 2,489,289 Avg. Issued instructions Per Scheduler [Inst] 2,489,289 Avg. Issued instructions Per Scheduler [Inst] werting pairs of non-fused instructions to their instruction function functions for their instruction function functions. Werting pairs of non-fused instructions to their instruction function functions functions. Instruction function functions functions functions functions functions. Instruction function functions functions functions functions functions functions. Instruction functions funct	es, while others remain unused. Using 9,016.24 9,151.80 could be increased by up to 18%
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and fin multiple pipelines allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode' and 'Executed instructions [inst] Executed Instructions [inst]	sampling data. The	es, while others remain unused. Using 9,016.24 9,151.80 could be increased by up to 18%
➤ Instruction Statistics Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and frimultiple pipelines allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode' and 'Executed instructions [inst] Executed Instructions [inst] Executed Instructions [inst] Sisued Instructions [inst] FP32 Non-Fused instructions This kernel executes 349376 fused and 189568 non-fused FP32 instructions. By core (relative to its current performance). Check the Source page to identify where this is not considered in the second of the s	sampling data. The Stermel Profiling Guide provides more details on each stall reason. quency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline untions are measured differently and can diverge if cycles are spent in system calls. 2.452,416	es, while others remain unused. Using 9,016.24 9,151.80 could be increased by up to 18%
	sampling data. The Stermel Profiling Guide provides more details on each stall reason. quency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipeline untions are measured differently and can diverge if cycles are spent in system calls. 2.452,416	es, while others remain unused. Using 9,016.24 9,151.80 could be increased by up to 18%

Time Cycles GPU

SM Frequency Process

Attributes

Size

Result