

Designing resistor for  $f_1$  and  $f_2$  values,

for  $f_1 = 1500 \text{ Hz}$

assume,  $C = 10 \text{ nF}$

$$f_1 = \frac{1.45}{(R_A + 2R_B)C}$$

let  $R_A = 48 \text{ k}$ ,  $R_B = 24 \text{ k}$

$$f_1 = \frac{1.45}{(48 \text{ k} + 2 \times 24 \text{ k}) 10 \text{ n}}$$

$$f_1 = 1.51 \text{ Hz} \approx 1.5 \text{ Hz}$$

Thus,

$$R_A = 24 \text{ k}\Omega$$

$$R_B = 48 \text{ k}\Omega$$

for  $f_2 = 3000 \text{ Hz}$

assume  $C = 10 \text{ nF}$

$$f_2 = \frac{1.45}{[(R_A \parallel R_C) + 2R_B]C}$$

$R_A = 24 \text{ k}\Omega$ ,  $R_B = 48 \text{ k}\Omega$


let  $R_C = 1.4 \text{ k}\Omega$

$$f_2 = \frac{1.45}{[(24 \text{ k} \parallel 1.4 \text{ k}) + 2 \times 24 \text{ k}] 10 \text{ n}}$$


$$f_2 = 2.93 \approx 3 \text{ Hz}$$

Thus,  $R_C = 1.4 \text{ k}\Omega$


## Frequency Shift Keying Modulation circuit




### Message signal




### Carrier signal




### FSK output



## Frequency Shift Keying Demodulation circuit



Message signal



Demodulated signal

