




TITLE: FPGA and SDRAM		REV: v2 r03
Company: George Wiley		Sheet: 1/5
Date: 2023-07-07	Drawn By: gwiley	





One bypass cap each for SN75451.  
One bypass cap each for SN74LVC244.

TITLE: I/O Translators between Bus and FPGA		REV: v2 r03
嘉立创EDA	Company: George Wiley	Sheet: 2/5
	Date: 2023-07-07	Drawn By: gwiley




- H1 MOUNTING\_HOLE\_M3\_CAP\_NO\_PTH\_NARROW
- 1 1 X
- H2 MOUNTING\_HOLE\_M3\_CAP\_NO\_PTH\_NARROW
- 1 1 X
- H3 MOUNTING\_HOLE\_M3\_CAP\_NO\_PTH\_NARROW
- 1 1 X
- H4 MOUNTING\_HOLE\_M3\_CAP\_NO\_PTH\_NARROW
- 1 1 X
- H5 MOUNTING\_HOLE\_M3\_CAP\_NO\_PTH\_NARROW
- 1 1 X


One bypass cap for each DRAM power pin.



TITLE: Voltage Regulators and Reset		REV: v2 r03
	Company: George Wiley	Sheet: 3/5
	Date: 2023-07-07	Drawn By: gwiley



TITLE: RPi Pico & ESP32 CPU and Front Panel Circuitry		REV: v2 r03
嘉立创EDA	Company: George Wiley	Sheet: 4/5
	Date: 2024-10-27	Drawn By: gwiley



TITLE: RK05 Bus Connectors		REV: v2 r03
	Company: George Wiley	Sheet: 5/5
	Date: 2023-07-07	Drawn By: gwiley