# Microprocessors

HW6: PC module

Student: Giorgi Tchkoidze

Red ID #: 822089301


### 31.12.2019

### Contents

Task Description	2
Solution	2
Simulation & Verification	2
Comparison	
	3

# Task Description

For this assignment we have to implement following controller module in verilog:



### Solution

On the diagram we have two most important element: multiplexer and adder, since every output depends on them.

Multiplexer gets 3 input: select signal, jump location and incremented PC output by one. So we have to implements this according to following table:

 Sel
 output

 0
 jmp

 1
 pc\_out+1

So we have:

```
assign mux_in = sel ? jmp : pc_out+1;
```


for adder we do not need any special solution, we can just increment registers.

Entire solution code:

Simulation & Verification

#Tb code:

### #Result:



## Conclusion

In this part, solution was very straightforward without any complicated codes.