# Microprocessors

Assignment 4 : instr Data

Student: Giorgi Tchkoidze

Red ID #: 822089301

#### Contents

Task Description	2
Solution	2
Simulation & Verification	
Comparison	3
Conclusion	3

## Task Description

For this assignment we have to make ARM instruction decoder in verilog using following logic:

- you have inputs:
  - o instruction, 32 bits
  - clk
- · outputs:
  - instr\_type, 2 bits, values from 0 to 3
    - 1 if given 32 bit instruction is Data Processing instruction
    - 2 if it's memory type instruction
    - 3 if it's branch instruction
    - 0 if not identifiable
  - data\_instr\_type, 3 bits, values from 0 to 4
    - 1 if given Data Processing instruction is "Immediate" type
    - 2 if it's "Register shifted by value" type
    - 3 if it's "Register shifted by register" type
    - 4 if it's "Multiplication" type
    - 0 if not identifiable

## Solution

For this assignment I used combination of cases and if statemets.

To find the data\_insts\_type I used if statements:

```
data_instr_type = instruction[25] ? 3'b001 :
!instruction[25] && !instruction[4] ? 3'b010 :
instruction[25] && instruction[7] && instruction [4] ? 3'b011 :
!instruction[25] && !instruction[24] && !instruction[7] &&
instruction[6] && instruction[5] && !instruction[4] ? 3'b100 : 3'b000;
```

To find instr\_type I used case statement:

### Simulation & Verification

decoder Project Status							
Module Name:	decoder	Implementation State:	Programming File Generated				
Target Device:	xc3s100e-5cp132	• Errors:	No Errors				
Product Version:	ISE 14.7	• Warnings:	9 Warnings (9 new)				
Design Goal:	Balanced	• Routing Results:	All Signals Completely Routed				
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	All Constraints Met				
Environment:	System Settings	• Final Timing Score:	0 (Timing Report)				

Device Utilization Summary [-]						
Logic Utilization	Used	Available	Utilization	Note(s)		
Number of 4 input LUTs	4	1,920	1%			
Number of occupied Slices	3	960	1%			
Number of Slices containing only related logic	3	3	100%			
Number of Slices containing unrelated logic	0	3	0%			
Total Number of 4 input LUTs	4	1,920	1%			
Number of bonded <u>IOBs</u>	9	83	10%			
IOB Latches	2					
Average Fanout of Non-Clock Nets	1.50					

There are no errors but 9 warning which can not avoided since we are not using many defined bits from inputs.

## Comparison

To complete this assignment we can use many approach. But I think, combination of cases and if statements is optimal.

# Conclusion

In this assignment I learned how to use git and github. Also I got some knowledge how ARM instruction decoder works, and can be implemented using verily.