An implementation of a synchronous PSRAM controller on a Nexys 3 FPGA board. There certainly is room for improvement, but it does 64bit read- and write-bursts for now with fixed latency.
Coq Verilog
Switch branches/tags
Nothing to show
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Failed to load latest commit information.
boards/nexys3
psram
sim