## Processor Design

Georges-Axel Jaloyan

Information Security Group, École normale supérieure

1 December 2020



# What you know

- Binary, hexadecimal, octal (read, spoken, written).
- Boolean algebra (read, spoken, written).
- Basic gates, net-lists, basic circuit design (adders, multipliers, ...).
- How to program a netlist simulator.

# What we'll see today

- Reminder on how to build an ALU.
- How to insert this circuit in a even bigger one that does everything (note: this is called a processor)
- How to make the processor configurable so that it runs several programs (hello assembly and memory).
- How to make the processor interactive with inputs and outputs.
- What kind of horrendous things we may expect in real life.

# Comprehensive bibliography


Patterson and Hennessy, Computer organization and design, chapters 2 and 4.

# Comprehensive bibliography


Patterson and Hennessy, Computer organization and design, chapters 2 and 4.

That's it.

#### Software vs hardware



## The ALU




# First naïve idea (draw here)

#### Problems with the naïve idea


- Too big!
- Too slow!
- Too bad!

In practice, many operations are variants of each other!


## ALU 101: 1-bit




## ALU 101: n-bit




## ALU 101: let's add more features




## ALU 101: let's add more features




## ALU 101: let's add more features



## Final ALU



## Final ALU



# Assembly 101

#### Two ways for storing data in a computer:

- Registers: their width is 1 word, and are located in the processor.
   Very fast access (1 cycle), but limited in number. Can be accessed through their name.
- Volatile memory: much bigger, but slower. Can be access through their addresses (pointers in C). Addresses are 1 word wide, and thus can be stored in registers.
- Others: ROM, peripherals, ... Often accessed with addresses. Strange things may happen sometimes.


## More on registers

Each *instruction set architecture* (ISA) defines the number of registers, their width, and their name:

- x86:32: 4 general purpose 32 bits registers (eax, ebx, ecx, edx), 6
   segment registers (cs, ds, es, fs, gs, ss)
- rv64gc: 31 general purpose 64 bits registers (x1-x31) + 2 special registers (x0 et pc) + ...
- aarch64: 31 general purpose 64 bits registers (x0-x30) + 4 special registers (zr, sp, pc, elr) + ...

How to implement (assembly) 1-bit registers (draw)

# How to implement (assembly) registers




## To sum it up

- We know how to make an ALU
- We know how to get the value of registers from their register number.


#### We now need to:

- Get an instruction from memory.
- Find what type of instruction it is.
- Read and write to/from memory.
- Handle jumps.

# Where are my instructions?




# Piping this into the ALU + registers





## What about instructions

31 30	25 24	21	20	19	15	14	12	11	8	7	6	0	
funct7		rs2		rs1		funct3	3		$_{\mathrm{rd}}$		opco	de	R-type
imm[11:0]				rs1		funct3		$_{\mathrm{rd}}$		opco	de	I-type	
												_	_
imm[11:5]		rs2		rs1		funct	3	imi	m[4:0]		opco	de	S-type
[1 [1 2] ] 1 [1 2	-1								11.	[4.4]			
$[imm[12] \mid imm[10]$	5]	rs2		rs1		funct	3	imm[4:1	.]   im:	m[11]	opco	de	B-type
	imm	01.1	2]				_		,			,	** .
					rd		opco	de	U-type				
[100]	[10.1]	<b>.</b>	[4.4]		[a.	10	_		,			1	T .
imm[20] im:	m[10:1]	1m	m[11]	ımn	1[1	9:12]			rd		opco	de	J-type


# Case study: RISC-V reference manual









## Handling several memory mapped devices



## Handling several memory mapped devices







# What's missing


- Multiplication (in the ALU, or in a dedicated ALU)
- Floating point operations (dedicated registers and ALU)
- Little demo on floating points (if we have time)
- Pipelining

# **Pipelining**




# Fixing Id








Program execution order





#### Plus other extras

In practice, it's a little bit more complicated:

- Random instruction set extensions (AVX, SSE, ...)
- Caches
- Exceptions
- Branch prediction
- Virtualized memory
- Privilege levels

## Some other processors

```
https://en.wikichip.org/w/images/1/17/sifive_7_series_
block_diagram.svg https:
//en.wikichip.org/w/images/4/42/tremont_block_diagram.svg
```

## That's all Folks!

Any questions?