SPI (Serial Peripheral Interface) NAND Flash Memory

FEATURE

- ◆ 1G-bit Serial NAND Flash
 - -128M-byte
 - -2048 bytes page for read and program, spare 128bytes
 - -128K bytes per block for erase
- ◆ Standard, Dual, Quad SPI
 - -Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD#
 - -Dual SPI: SCLK, CS#, SIO0, SIO1, WP#, HOLD#
 - -Quad SPI: SCLK, CS#, SIO0, SIO1, SIO2, SIO3
- ♦ High Speed Clock Frequency
 - -104MHz for fast read with 30PF load
 - -Quad I/O Data transfer up to 320Mbits/s
 - -2176/2048/64/16 wrap read option
- ◆ Software/Hardware Write Protection
 - -Write protect all/portion of memory via software
 - -Enable/Disable protection with WP# Pin
 - -Top or Bottom, Block selection combination
- ◆ Advanced security Features
 - -16-Bit Customer ID
 - -8K-Byte OTP Region
- Single Power Supply Voltage
 - -Full voltage range:2.7~3.6V
 - -Full voltage range:1.62~1.95V

- ◆ Program/Erase/Read Speed
 - -Page Program time: 300us typical
 - -Block Erase time: 3.5ms typical
 - -Page read time: 25us maximum(w/o ECC)
 - -Page read time: 25+60us maximum(w/I ECC)
- ◆ Low Power Consumption
 - -60mA maximum active current
 - -70uA typical standby current
- ◆ Enhanced access performance
 - -2K bytes cache for fast random read
 - -Cache read and cache program
- ◆ Assistant Block Management
 - -Bad Block Protection
 - -Bad Block Inhibit(BBI)
- ◆ Advanced Feature for NAND
 - -Internal ECC option, per 512bytes
 - -NOP (partial program) is 4
 - -Internal data move by page with ECC
 - -Promised golden block0
- ◆ Minimum 100,000 Program/Erase Cycles
- ◆ Data retention: 20 yeas

GENERAL DESCRIPTION

SPI (Serial Peripheral Interface) NAND Flash provides an ultra cost-effective while high density non-volatile memory storage solution for embedded systems, based on an industry-standard NAND Flash memory core. It is an attractive alternative to Serial-NOR and standard parallel NAND Flash, with advanced features:


- Total pin count is 8, including VCC and GND
- Density 1Gbits
- Superior write performance and cost per bit over SPI-NOR
- Significant low cost than parallel NAND

This low-pin-count NAND Flash memory follows the industry-standard serial peripheral interface, and always remains the same pin out from one density to another. The command sets resemble common Serial-NOR command sets, modified to handle NAND specific functions and added new features. Gigadevice SPI NAND is an easy-to-integrate NAND Flash memory, with specified designed features to ease host management:

- User-selectable internal ECC. With internal ECC enabled, ECC code is generated internally and stored in spare area during a page program operation. When a page is read to the cache register, the ECC code is detect and correct the errors when necessary. The device outputs corrected data and returns an ECC error status.
- Assistant Block Management. With corresponding options set, the device can protect the Bad Block Mark. All these option features favor the block management convenience.
- Internal data move or copy back with internal ECC. The device can be easily refreshed and manage garbage collection task, without need of shift in and out of data.
- Power on Read with internal ECC. The device will automatically read first page of fist block to cache after power on, then host can directly read data from cache for easy boot. Also the data is promised correct by internal ECC.

It is programmed and read in page-based operations, and erased in block-based operations. Data is transferred to or from the NAND Flash memory array, page by page, to a data register and a cache register. The cache register is closest to I/O control circuits and acts as a data buffer for the I/O data; the data register is closest to the memory array and acts as a data buffer for the NAND Flash memory array operation. The cache register functions as the buffer memory to enable page and random data READ/WRITE and copy back operations. These devices also use a SPI status register that reports the status of device operation.

CONNECTION DIAGRAM




2

PIN DESCRIPTION

Pin Name	1/0	Description		
CS#	I	Chip Select input, active low		
SO/SIO1	1/0	Serial Data Output / Serial Data Input Output 1		
WP#/SIO2	1/0	Write Protect, active low / Serial Data Input Output 2		
vss	Ground	d Ground		
SI/SIO0	1/0	Serial Data Input / Serial Data Input Output 0		
SCLK	I	Serial Clock input		
HOLD#/SIO3	1/0	Hold input, active low / Serial Data Input Output3		
VCC	Supply	Power Supply		


BLOCK DIAGRAM




ARRAY ORGANIZATION

Each device has	Each block has	Each page has	
128M+8M	128K+8K	2K+128	bytes
1024 x 64	64	-	pages
1024	-	-	blocks

Figure 1. Array Organization



MEMORY MAPPING



Note:

- CA: Column Address. The 12-bit address is capable of addressing from 0 to 4095 bytes; however, only bytes 0 through 2175 are valid. Bytes 2176 through 4095 of each page are "out of bounds," do not exist in the device, and cannot be addressed.
- 2. RA: Row Address. RA<5:0> selects a page inside a block, and RA<15:6> selects a block.

DEVICE OPERATION


SPI Modes

SPI NAND supports two SPI modes:

- CPOL = 0, CPHA = 0 (Mode 0)
- CPOL = 1, CPHA = 1 (Mode 3)

Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK for both modes. All timing diagrams shown in this data sheet are mode 0.

Figure 2. SPI Modes Sequence Diagram



Note: While CS# is HIGH, keep SCLK at VCC or GND (determined by mode 0 or mode 3). Do not begin toggling SCLK until after CS# is driven LOW.

Standard SPI

SPI NAND Flash features a standard serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO).

Dual SPI

SPI NAND Flash supports Dual SPI operation when using the x2 and dual IO commands. These commands allow data to be transferred to or from the device at two times the rate of the standard SPI. When using the Dual SPI command the SI and SO pins become bidirectional I/O pins: SIO0 and SIO1.

Quad SPI

SPI NAND Flash supports Quad SPI operation when using the x4 and Quad IO commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: SIO0 and SIO1, and WP# and HOLD# pins become SIO2 and SIO3.

HOLD Mode

The HOLD# signal goes low to stop any serial communications with the device, but doesn't stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD, need CS# keep low, and starts on falling edge of the HOLD# signal, with SCLK signal being low (if SCLK is not being low, HOLD operation will not start until SCLK being low). The HOLD condition ends on rising edge of HOLD# signal with SCLK being low (If SCLK is not being low, HOLD operation will not end until SCLK being low).

The SO is high impedance, both SI and SCLK don't care during the HOLD operation, if CS# drives high during HOLD operation, it will reset the internal logic of the device. To re-start communication with chip, the HOLD# must be at high and then CS# must be at low.





Figure 3. Hold Condition

Write Protection

SPI NAND provides Hardware Protection Mode besides the Software Mode. Write Protect (WP#) prevents the block lock bits (BP0, BP1, BP2 and INV, CMP) from being overwritten. If the BRWD bit is set to 1 and WP# is LOW, the block protect bits cannot be altered.



COMMANDS DESCRIPTION

Table1. Commands Set

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte N
Write Enable	06H					
Write Disable	04H					
Get Features	0FH	A7-A0	(D7-D0)			Wrap
Set Feature	1FH	A7-A0	(D7-D0)			
Page Read (to cache)	13H	A23-A16	A15-A8	A7-A0		
Page Read(to buffer)	13H	A23-A16	A15-A8	A7-A0	31H	
Next Page Read(to buffer)	31H					
Last Page Read	3FH					
Read From Cache	03H/0BH	A11-A8 ⁽³⁾	A7-A0	dummy ⁽¹⁾	(D7-D0)	Wrap
Read From Cache x 2	3BH	A11-A8 ⁽³⁾	A7-A0	dummy ⁽¹⁾	(D7-D0)x2	Wrap
Read From Cache x 4	6BH	A11-A8 ⁽³⁾	A7-A0	dummy ⁽¹⁾	(D7-D0)x4	Wrap
Read From Cache Dual IO	BBH	A11-A0 ⁽³⁾	dummy ⁽²⁾	(D7-D0)x2		Wrap
Read From Cache Quad IO	EBH	A11-A0 ⁽⁴⁾	(D7-D0)x4			Wrap
Read ID ⁽⁷⁾	9FH	A7-A0	MID	DID		Wrap
Program Load	02H	A11-A8 ⁽⁶⁾	A7-A0	(D7-D0)	Next byte	Byte N
Program Load x4	32H	A11-A8 ⁽⁶⁾	A7-A0	(D7-D0)x4	Next byte	Byte N
Program Execute	10H	A23-A16	A15-A8	A7-A0		
Program Execute Background	10H	A23-A16	A15-A8	A7-A0	15H	
Next Program Execute Background	15H					
Program Load Random Data	84H ⁽⁹⁾	A11-A8 ⁽⁶⁾	A7-A0	(D7-D0)	Next byte	Byte N
Program Load Random Data x4	C4H ⁽⁹⁾	A11-A8 ⁽⁶⁾	A7-A0	(D7-D0)x4	Next byte	Byte N
Program Load Random Data Quad IO	72H ⁽⁹⁾	A11-A0 ⁽⁵⁾	(D7-D0)x4	Next byte		Byte N
Block Erase(128K)	D8H	A23-A16	A15-A8	A7-A0		
Reset ⁽⁸⁾	FFH					

Notes:

- 1. The x8 clock = dummy<7:0>.
- 2. The x8 clock = dummy<7:0>, D7-D0.
- 3. The x8 clock = wrap<3:0>, A11-A8 or wrap<3:0>, A11-A0.
- 4. The x8 clock = wrap<3:0>, A11-A0, dummy<7:0>, D7-D0.
- 5. The x8 clock = dummy<3:0>, A<11:0>, D7-D0, D7-D0.
- 6. The x8 clock = dummy<3:0>, A<11:8>.
- 7. MID is Manufacture ID (C8h for GigaDevice), DID is Device ID (10h for current device). When A7-A0 is 00h, read MID and DID.
- 8. Reset command:
 - During busy, Reset will reset READ/PROGRAM/ERASE operation.
 - During idle, Reset will reset status register bits P_FAIL/E_FAIL/ECCS bits.
- 9. The commands are used only in Internal Data Move operation.


WRITE OPERATIONS

Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to following operations that change the contents of the memory array:

- Page program
- OTP program/OTP protection
- Block erase

Figure 4. Write Enable Sequence Diagram




Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The WEL bit is reset by following condition:

- Page program
- OTP program/OTP protection
- Block erase

Figure 5. Write Disable Sequence Diagram



FEATURE OPERATIONS

Get Features (0FH) and Set Features (1FH)

The GET FEATURES (0FH) and SET FEATURES (1FH) commands are used to monitor the device status and alter the device behavior. These commands use a 1-byte feature address to determine which feature is to be read or modified. Features such as OTP and block locking can be enabled or disabled by setting specific feature bits (shown in the following table). The status register is mostly read, except WEL, which is a writable bit with the WRITE ENABLE (06H) command.

When a feature is set, it remains active until the device is power cycled or the feature is written to. Unless otherwise specified in the following table, once the device is set, it remains set, even if a RESET (FFH) command is issued.

Register	Addr.	7	6	5	4	3	2	1	0
Protection	A0H	BRWD	Reserved	BP2	BP1	BP0	INV	CMP	Reserved
Feature	ВОН	OTP_PRT	OTP_EN	Reserved	ECC_EN	Reserved	BBI	Reserved	QE
Status	C0H	Reserved	CBSY	ECCS1	ECCS0	P_FAIL	E_FAIL	WEL	OIP
Future	D0H	Reserved							

Table2. Features Settings

Note: If BRWD is enabled and WP# is LOW, then the block lock register cannot be changed.

If QE is enabled, the quad IO operations can be executed.

Figure 6. Get Features Sequence Diagram





Figure7. Set Features Sequence Diagram



READ OPERATIONS

Page Read

The PAGE READ (13H) command transfers the data from the NAND Flash array to the cache register. The command sequence is follows:

- 13H (PAGE READ to cache)
- 0FH (GET FEATURES command to read the status)
- 0BH or 03H (Read from cache)/3BH (Read from cache x2)/6BH (Read from cache x4)/BBH (Read from cache dual IO)/EBH (Read from cache quad IO)


The PAGE READ command requires a 24-bit address consisting of 8 dummy bits followed by a 16-bit block/page address. After the block/page addresses are registered, the device starts the transfer from the main array to the cache register, and is busy for t_{RD} time. During this time, the GET FEATURE (0FH) command can be issued to monitor the status of the operation. Following a status of successful completion, the RANDOM DATA READ (03H/0BH/3BH/6BH/BBH/EBH) command must be issued in order to read the data out of the cache. The RANDOM DATA READ command requires 4 wrap mode configure bits Wrap<3:0>, followed by a 12-bit column address for the starting byte address. The starting byte address can ONLY be 0 to 2175. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 2176/2048/64/16-byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command. Refer waveforms to view the entire READ operation.

Table3. Wrap configure bit table

Wrap<3>	Wrap<2>	Wrap<1>	Wrap<0>	Wrap Length (byte)
0	0	х	х	2176
0	1	х	х	2048
1	0	х	х	64
1	1	Х	х	16

Page Read to Cache (13H)

Figure8. Page Read to cache Sequence Diagram



Page Read (to buffer) (13H+24-bit address+31H) Next Page Read (31H) Last Page Read (3FH)


The Page Read (to buffer) and Next Page Read and Last Page Read command can be used to increase READ operation speed when accessing sequential pages.

A normal PAGE READ (13H+24-bit address) command sequence is issued (see Figure 8 for details). The device is busy for t_{RD} time during the time it takes to transfer the first page of data from the memory to the data register. Following a status of successful completion, the Page Read (to buffer) or Next Page Read (31H) command is latched into the command register. The device is busy for tDCBSYR1 while data is being transferred from the data register to the cache register. When the data register contents are transferred to the cache register, another Page Read is automatically started as part of the Page Read (to buffer) or Next Page Read (31H) command. Data is transferred from the memory array to the data register at the same time data is being output (RANDOM DATA READ 03H/0BH/3BH/6BH/BBH/EBH) from the cache register. If the total time to output data exceeds t_{RD}, then the PAGE READ is hidden. The second and subsequent pages of data are transferred to the cache register by issuing additional Page Read (to buffer) or Next Page Read(31H) command. The device is busy for tDCBSYR1. This time can vary, depending on whether the previous memory-to-data-register transfer was completed before issuing the next Page Read (to buffer) or Next Page Read (31H) command. If the data transfer from memory to the data register is not completed before the Page Read (to buffer) or Next Page Read (31H) command is issued, the device is busy until the transfer is complete. It is not necessary to output a whole page of data


before issuing another Page Read (to buffer) or Next Page Read (31H) command. The device is busy until the previous PAGE READ is complete and the data has been transferred to the cache register.

To read out the last page of data, the Last Page Read (3FH) command is issued. This command transfers data from the data register to the cache register without another PAGE READ (see Figure 9 for details). The ECC Enable bit (ECC_EN) of feature (B0 [4]) must be set to enable for the page read to buffer command.

Figure 9. Next Page Read and Last Page Read Sequence Diagram




GigaDevice SPI (*1/*2/*4) NAND Flash




Read From Cache (03H or 0BH)

Figure 10. Read From Cache Sequence Diagram



Read From Cache x2 (3BH)


Figure 11. Read From Cache x2 Sequence Diagram



Read From Cache x4 (6BH)

The Quad Enable bit (QE) of feature (B0 [0]) must be set to enable for the read from cache x4 command. The ECC Enable bit (ECC_EN) of feature (B0 [4]) must be set to enable for the page read to buffer command.

Figure 12. Read From Cache x4 Sequence Diagram



Read From Cache Dual IO (BBH)

The Read from Cache Dual I/O command (BBH) is similar to the Read form Cache x2 command (3BH) but with the capability to input the 4 Wrap bits, followed by a 12-bit column address for the starting byte address and a dummy byte by SIO0 and SIO1, each bit being latched in during the rising edge of SCLK, then the cache contents are shifted out 2-bit per clock cycle from SIO0 and SIO1. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out until the boundary by the Wrap<3:0>.

CS#

SCLK

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

SI(SIO0)

BBH

6 4 2 0 6 4 2 0 6 4 2 0 6 4 2 0

SO(SIO1)

To be a significant of the state of the st

Figure 13. Read From Cache Dual IO Sequence Diagram

Read From Cache Quad IO (EBH)

The Read from Cache Quad IO command is similar to the Read from Cache x4 command but with the capability to input the 4 wrap bits, followed a 12-bit column address for the starting byte address and a dummy byte by SIO0, SIO1, SIO3, SIO4, each bit being latched in during the rising edge of SCLK, then the cache contents are shifted out 4-bit per clock cycle from SIO0, SIO1, SIO2, SIO3. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out until the boundary by the Wrap<3:0>. The Quad Enable bit (QE) of feature (B0 [0]) must be set to enable for the read from cache quad IO command. The ECC Enable bit (ECC_EN) of feature (B0 [4]) must be set to enable for the page read to buffer command.




Figure 14. Read From Cache Quad IO Sequence Diagram

Read ID (9FH)

The READ ID command is used to identify the NAND Flash device.

• With address 00H~01H, the READ ID command reads the Manufacturer ID and the device ID.

Figure 15. Read ID Sequence Diagram





Table4. READ ID Table

Address	Value	Description
00H	C8H	Manufacture ID (GigaDevice)
01H	F1H	Device ID (SPI NAND 1Gbit)
20H	53H	ASCII code "S"
21H	4EH	ASCII code "N"
22H	46H	ASCII code "F"
23H	49H	ASCII code "I"



PROGRAM OPERATIONS

Page Program


The PAGE PROGRAM operation sequence programs 1 byte to 2176 bytes of data within a page. The page program sequence is as follows:

- 06H (WRITE ENABLE)
- 02H (PROGRAM LOAD)/32H (PROGRAM LOAD x4)
- 10H (PROGRAM EXECUTE)
- 0FH (GET FEATURE command to read the status)

Prior to performing the PROGRAM LOAD operation, a WRITE ENABLE (06H) command must be issued. As with any command that changes the memory contents, the WRITE ENABLE must be executed in order to set the WEL bit. If this command is not issued, then the rest of the program sequence is ignored. WRITE ENABLE must be followed by a PROGRAM LOAD (02H/32H) command. PROGRAM LOAD consists of an 8-bit Op code, followed by 4 dummy bits and a 12-bit column address, then the data bytes to be programmed. The data bytes are loaded into a cache register that is 2176 bytes long. Only four partial-page programs are allowed on a single page. If more than 2176 bytes are loaded, then those additional bytes are ignored by the cache register. The command sequence ends when CS# goes from LOW to HIGH. Figure15 shows the PROGRAM LOAD operation.

Program Load (PL) (02H)

Figure 16. Program Load Sequence Diagram



Program Load x4 (PL x4) (32H)

The Program Load x4 command (32H) is similar to the Program Load command (02H) but with the capability to input the data bytes by four pins: SIO0, SIO1, SIO2, and SIO3. The command sequence is shown below. The Quad Enable bit (QE) of feature (B0 [0]) must be set to enable for the program load x4 command.




Figure 17. Program Load x4 Sequence Diagram

Program Execute (PE) (10H)

After the data is loaded, a PROGRAM EXECUTE (10H) command must be issued to initiate the transfer of data from the cache register to the main array. PROGRAM EXECUTE consists of an 8-bit Op code, followed by a 24-bit address (8 dummy bits and a 16-bit page/block address). After the page/block address is registered, the memory device starts the transfer from the cache register to the main array, and is busy for tPROG time. This operation is shown in Figure17. During this busy time, the status register can be polled to monitor the status of the operation (refer to Status Register). When the operation completes successfully, the next series of data can be loaded with the PROGRAM LOAD command.




Figure 18. Program Execute Sequence Diagram

Program Execute Background (10H+24-bit address+15H) Next Program Execute Background (15H)

Program Execute Background and Next Program Execute Background is an extension of Page Program, which is executed with 2112byte data registers. Since the device has 1 page of cache memory, serial data input may be executed while data stored in data register are programmed into memory cell.


After writing the first set of data up to 2112byte into the selected cache registers, Program Execute Background instead of actual Program Execute (10h+24-bit address) is issued to make cache registers free and to start internal program operation. To transfer data from cache registers to data registers, the device remains in Busy state for a short period of time(tCBSY) and has its cache registers ready for the next data-input while the internal programming gets started with the data loaded into data registers. Get Features command (0Fh) may be issued to find out when cache registers become ready by polling the Cache Busy status bit (CBSY). Pass/fail status of only the previous page is available upon the return to Ready state. When the next set of data is loaded with the Program Execute Background command, tCBSY is


affected by the progress of pending internal programming. The programming of the cache registers is initiated only when the pending program cycle is finished and the data registers are available for the transfer of data from cache registers.

After Program Execute Background command is issued, Next Program Execute Background (15H) command may be issued, if the programmed page address is Page N by issuing Program Execute Background command, the Next Program Execute Background command (15H) will program data to Page N+1.

If the system monitors the progress of programming only with OIP, the last page of the target programming sequence must be programmed with actual Program Execute command (10h+24-bit address).

Figure 19. Program Execute Background Sequence Diagram





NOTE: Since programming the last page does not employ caching, the program time has to be that of Page Program. However, if the previous program cycle with the cache data has not finished, the actual program cycle of the last page is initiated only after completion of the previous cycle, which can be expressed as the following formula. tPROG= Program time for the last page+ Program time for the (last -1)th page - (Program command cycle time + Last page data loading time)

Random Data Program

The RANDOM DATA PROGRAM sequence programs or replaces data in a page with existing data. The random data program sequence is as follows:

- 06h (Write enable)
- 84h/C4h/72h (Program Load Random Data)
- 10h (PROGRAM EXECUTE)
- 0Fh (GET FEATURE command to read the status)

Prior to performing a PROGRAM LOAD RANDOM DATA operation, a WRITE ENABLE (06h) command must be issued to change the contents of the memory array. Following a WRITE ENABLE (06) command, a PROGRAM LOAD RANDOM DATA (84h/C4h/72h) command must be issued. Program Load Random Data commands are only used in Internal Data Move operation.

Program Load Random Data (84H)

This command consists of an 8-bit Op code, followed by 4 dummy bits, and a 12-bit column address. New data is loaded in the column address provided with the 12 bits. If the random data is not sequential, then another PROGRAM LOAD RANDOM DATA (84h) command must be issued with a new column address. After the data is loaded, a PROGRAM EXECUTE (10h) command can be issued to start the programming operation.




Figure 20. Program Load Random Data Sequence Diagram

Program Load Random Data x4 (C4H)

The Program Load Random Data x4 command (C4H) is similar to the Program Load Random Data command (84H) but with the capability to input the data bytes by four pins: SIO0, SIO1, SIO2, and SIO3. The command sequence is shown below. The Quad Enable bit (QE) of feature (B0 [0]) must be set to enable for the program load random data x4 command.






Figure 21. Program Load Random Data x4 Sequence Diagram

Program Load Random Data Quad IO (72H)

The Program Load Random Data Quad IO command (72H) is similar to the Program Load Random Data x4 command (C4H) but with the capability to input the 4 dummy bits, and a 12-bit column address by four pins: SIO0, SIO1, SIO2, and SIO3. The command sequence is shown below. The Quad Enable bit (QE) of feature (B0 [0]) must be set to enable for the program load random data x4 command.

Figure 22. Program Load Random Data Quad IO Sequence Diagram





Internal Data Move


The INTERNAL DATA MOVE command sequence programs or replaces data in a page with existing data. The INTERNAL DATA MOVE command sequence is as follows:

- 13H (PAGE READ to cache)
- 06H (WRITE ENABLE
- Optional 84H (PROGRAM LOAD RANDOM DATA)
- 10H (PROGRAM EXECUTE)
- 0FH (GET FEATURE command to read the status)

Prior to performing an internal data move operation, the target page content must be read into the cache register. This is done by issuing a PAGE READ (13H) command. The PAGE READ command must be followed with a WRITE ENABLE (06H) command in order to change the contents of memory array. After the WRITE ENABLE command is issued, the PROGRAM LOAD RANDOM DATA (84H/C4H/72H) command can be issued, if user wants to update bytes of data in the page. New data is loaded in the 12-bit column address. If the random data is not sequential, another PROGRAM LOAD RANDOM DATA (84H/C4H/72H) command must be issued with the new column address. After the data is loaded, a PROGRAM EXECUTE (10H) command can be issued to start the programming operation.

ERASE OPERATIONS Block Erase (D8H)

Figure 23. Block Erase Sequence Diagram



The BLOCK ERASE (D8H) command is used to erase at the block level. The blocks are organized as 64 pages per block, 2176 bytes per page (2048 + 64 bytes). Each block is 132 Kbytes. The BLOCK ERASE command (D8H) operates on one block at a time. The command sequence for the BLOCK ERASE operation is as follows:

- 06h (WRITE ENBALE command)
- D8h (BLOCK ERASE command)
- 0Fh (GET FEATURES command to read the status register)

Prior to performing the BLOCK ERASE operation, a WRITE ENABLE (06H) command must be issued. As with any command that changes the memory contents, the WRITE ENABLE command must be executed in order to set the WEL bit. If the WRITE ENABLE command is not issued, then the rest of the erase sequence is ignored. A WRITE ENABLE command must be followed by a BLOCK ERASE (D8H) command. This command requires a 24-bit address consisting of 8 dummy bits followed by a 16-bit row address. After the row address is registered, the control logic automatically controls timing and erase-verify operations. The device is busy for t_{ERS} time during the BLOCK ERASE operation. The GET FEATURES (0FH) command can be used to monitor the status of the operation.

When a block erase operation is in progress, user can issue normal read from cache commands (03H/0BH/3BH/6BH/EBH) to read the data in the cache.

ADVANCED FEATURES

OTP Region

The serial device offers a protected, One-Time Programmable NAND Flash memory area. 4 full pages (2176 bytes per page) are available on the device. Customers can use the OTP area any way they want, like programming serial numbers, or other data, for permanent storage. When delivered from factory, feature bit OTP_PRT is 0.

To access the OTP feature, the user must set feature bits OTP_EN/OTP_PRT by SET FEATURES command. When the OTP is ready for access, pages 00h–03h can be programmed in sequential order by PROGRAM LOAD (02H) and PROGRAM EXECUTE (10H) commands (when not yet protected), and read out by PAGE READ (13H) command..

Table5. OTP States

OTP_PRT	OTP_EN	State
х	0	Normal operation
0	1	Access OTP region, read and program data.
1	1	1. When the device power on state OTP_PRT is 0, user can set feature bit
		OTP_PRT and OTP_EN to 1, then issue PROGRAM EXECUTE (10H) to
		lock OTP, and after that OTP_PRT will permanently remain 1.
		2. When the device power on state OTP_PRT is 1, user can only read the
		OTP region data.


Note: The OTP space cannot be erased and after it has been protected, it cannot be programmed again, please use this function carefully.

Access to OTP data

- Issue the SET FEATURES command (1FH)
- Set feature bit OTP_EN
- Issue the PAGE PROGRAM (only when OTP_PRT is 0) or PAGE READ command

Protect OTP region

- Issue the SET FEATURES command (1FH)
- Set feature bit OTP_EN and OTP_PRT
- Issue the PROGRAM EXECUTE (10H) command.



Block Protection


The block lock feature provides the ability to protect the entire device, or ranges of blocks, from the PROGRAM and ERASE operations. After power-up, the device is in the "locked" state, i.e., feature bits BP0, BP1and BP2 are set to 1, INV, CMP and BRWD are set to 0. To unlock all the blocks, or a range of blocks, the SET FEATURES command must be issued to alter the state of protection feature bits. When BRWD is set and WP# is LOW, none of the writable protection feature bits can be set. Also, when a PROGRAM/ERASE command is issued to a locked block, status bit OIP remains 0. When an ERASE command is issued to a locked block, the erase failure, 04h, is returned. When a PROGRAM command is issued to a locked block, program failure, 08H, is returned.

Table6. Block Lock Register Block Protect Bits

СМР	INV	BP2	BP1	BP0	Protect Row Address	Protect Rows
х	х	0	0	0	None	None—all unlocked
0	0	0	0	1	FC00H∼FFFFH	Upper 1/64 locked
0	0	0	1	0	F800H∼FFFFH	Upper 1/32 locked
0	0	0	1	1	F000H~FFFFH	Upper 1/16 locked
0	0	1	0	0	E000H~FFFFH	Upper 1/8 locked
0	0	1	0	1	C000H∼FFFFH	Upper 1/4 locked
0	0	1	1	0	8000H∼FFFFH	Upper 1/2 locked
х	х	1	1	1	0000H∼FFFFH	All locked (default)
0	1	0	0	1	0000H∼03FFH	Lower 1/64 locked
0	1	0	1	0	0000H∼07FFH	Lower 1/32 locked
0	1	0	1	1	0000H∼0FFFH	Lower 1/16 locked
0	1	1	0	0	0000H∼1FFFH	Lower 1/8 locked
0	1	1	0	1	0000H∼3FFFH	Lower 1/4 locked
0	1	1	1	0	0000H∼7FFFH	Lower 1/2 locked
1	0	0	0	1	0000H∼FBFFH	Lower 63/64 locked
1	0	0	1	0	0000H∼F7FFH	Lower 31/32 locked
1	0	0	1	1	0000H∼EFFFH	Lower 15/16 locked
1	0	1	0	0	0000H∼DFFFH	Lower 7/8 locked
1	0	1	0	1	0000H∼BFFFH	Lower 3/4 locked
1	0	1	1	0	0000H∼003FH	Block0
1	1	0	0	1	0400H∼FFFFH	Upper 63/64 locked
1	1	0	1	0	0800H∼FFFFH	Upper 31/32 locked
1	1	0	1	1	1000H∼FFFFH	Upper 15/16 locked
1	1	1	0	0	2000H∼FFFFH	Upper 7/8 locked
1	1	1	0	1	4000H∼FFFFH	Upper 3/4 locked
1	1	1	1	0	0000H∼003FH	Block0

When WP# is not LOW, user can issue bellows commands to alter the protection states as want.

- Issue SET FEATURES register write (1FH)
- Issue the feature bit address (A0H) and the feature bits combination as the table



Status Register

The NAND Flash device has an 8-bit status register that software can read during the device operation for operation state query. The status register can be read by issuing the GET FEATURES (0FH) command, followed by the feature address C0H (see FEATURE OPERATION).

Table7. Status Register Bit Descriptions

Bit	Bit Name	Description
P_FAIL	Program	This bit indicates that a program failure has occurred (P_FAIL set to 1). It will also be
_	Fail	set if the user attempts to program an invalid address or a protected region, including
		the OTP area. This bit is cleared during the PROGRAM EXECUTE command
		sequence or a RESET command (P_FAIL = 0).
E_FAIL	Erase Fail	This bit indicates that an erase failure has occurred (E_FAIL set to 1). It will also be
		set if the user attempts to erase a locked region. This bit is cleared (E_FAIL = 0) at the
		start of the BLOCK ERASE command sequence or the RESET command.
WEL	Write	This bit indicates the current status of the write enable latch (WEL) and must be set
	Enable	(WEL = 1), prior to issuing a PROGRAM EXECUTE or BLOCK ERASE command. It
	Latch	is set by issuing the WRITE ENABLE command. WEL can also be disabled (WEL =
		0), by issuing the WRITE DISABLE command.
OIP	Operation	This bit is set (OIP = 1) when a PROGRAM EXECUTE, PAGE READ, BLOCK
	In Progress	ERASE, or RESET command is executing, indicating the device is busy. When the bit
		is 0, the interface is in the ready state.
ECCS1,ECCS0	ECC Status	ECCS provides ECC status as follows:
		00b = No bit errors were detected during the previous read algorithm.
		01b = bit error was detected and corrected.
		10b = bit error was detected and not corrected.
		11b = Reserved
		ECCS is set to 00b either following a RESET, or at the beginning of the READ. It is
		then updated after the device completes a valid READ operation.
		ECCS is invalid if internal ECC is disabled (via a SET FEATURES command to reset
		ECC_EN to 0).
		After power-on RESET, ECC status is set to reflect the contents of block 0, page 0.
CBSY	Cache Busy	CBSY is to indicate whether cache is buy, non-available for data read or data load,
	Status	only active during cache operation for pipeline read and program.

Assistant Bad Block Management

As a NAND Flash, the device may have blocks that are invalid when shipped from the factory, and a minimum number of valid blocks (N_{VB}) of the total available blocks are specified. An invalid block is one that contains at least one page that has more bad bits than can be corrected by the minimum required ECC. Additional bad blocks may develop with use. However, the total number of available blocks will not fall below N_{VB} during the endurance life of the product.

Although NAND Flash memory devices may contain bad blocks, they can be used reliably in systems that provide bad-block management and error-correction algorithms, which ensure data integrity. Internal circuitry isolates each block from other blocks, so the presence of a bad block does not affect the operation of the rest of the NAND Flash array.

NAND Flash devices are shipped from the factory erased. The factory identifies invalid blocks before shipping by programming the Bad Block Mark (00H) to the first spare area location in each bad block. This method is compliant with ONFI Factory Defect Mapping requirements. See the following table for the bad-block mark.

System software should initially check the first spare area location for non-FFH data on the first page of each block prior to performing any program or erase operations on the NAND Flash device. A bad-block table can then be created, enabling system software to map around these areas. Factory testing is performed under worst-case conditions. Because invalid blocks may be marginal, it may not be possible to recover the bad-block marking if the block is erased.

To simplify the system requirement and guard the data integration, Gigadevice SPI NAND provides assistant Management options as below.

Description	Requirement			
Minimum number of valid blocks (N _{VB})	1004			
Total available blocks per die	1024			
First spare area location	Byte 2048			
Bad-block mark	00h(use non FFH to check)			

Table8. Bad Block Mark information

Bad Block Inhibit

When the feature bit BBI (please refer to feature bit table), the device turn on Bad Block Inhibit feature. When host tries to issue erase operations to a bad block, the device will not execute the commands and return P_FAIL/E_FAIL status.

Internal ECC


The serial device offers data corruption protection by offering optional internal ECC. READs and PROGRAMs with internal ECC can be enabled or disabled by setting feature bit ECC_EN. ECC is enabled after device power up, so the default READ and PROGRAM commands operate with internal ECC in the "active" state. To enable/disable ECC, perform the following command sequence:

- Issue the SET FEATURES command (1FH).
- Set the feature bit ECC_EN as you want:

To enable ECC, Set ECC EN to 1; To disable ECC, Clear ECC EN to 0.

During a PROGRAM operation, the device calculates an ECC code on the 2k page in the cache register, before the page is written to the NAND Flash array. The ECC code is stored in the spare area of the page.

During a READ operation, the page data is read from the array to the cache register, where the ECC code is calculated and compared with the ECC code value read from the array. If error bits are detected, the error is corrected in the cache register. Only corrected data is output on the I/O bus. The ECC status bit indicates whether or not the error correction was successful. The ECC Protection table below shows the ECC protection scheme used throughout a page.



With internal ECC, the user must accommodate the following:

- Spare area definitions provided in the ECC Protection table below.
- ECC can protect according main and spare areas. WRITEs to the ECC area are ignored.
- When using partial-page programming, the following conditions must both be met:
- 1. In the main user area and in user Meta data I, single partial-page programming operations must be used.
- 2. Within a page, the user can perform a maximum of four partial-page programming operations.

Table9. ECC Protection and Spare Area

Max Byte Address	Min Byte Address	ECC Protected	Area	Description
1FFH	000H	Yes	Main 0	User data 0
3FFH	200H	Yes	Main 1	User data 1
5FFH	400H	Yes	Main 2	User data 2
7FFH	600H	Yes	Main 3	User data 3
801H	800H	No		Reserved (bad block mark)
803H	802H	No		User meta data II
807H	804H	Yes	Spare 0	User meta data I
80FH	808H	Yes	Spare 0	ECC for main/spare 0
811H	810H	No		Reserved
813H	812H	No		User meta data II
817H	814H	Yes	Spare 1	User meta data I
81FH	818H	Yes	Spare 1	ECC for main/spare 1
821H	820H	No		Reserved
823H	822H	No		User meta data II
827H	824H	Yes	Spare 2	User meta data I
82FH	828H	Yes	Spare 2	ECC for main/spare 2
831H	830H	No		Reserved
833H	832H	No		User meta data II
837H	834H	Yes	Spare 3	User meta data I
83FH	838H	Yes	Spare 3	ECC for main/spare 3
87FH	840H	No	Spare 4	Reserved

Table10. ECC Status

Bit 1	Bit 0	Description
0	0	No errors
0	1	Bit error detected and corrected
1	0	Bit errors greater than four bits detected and not corrected
1	1	Reserved

POWER ON TIMING




Table12-1. Power-On Timing and Write Inhibit Threshold for 3.3V

Symbol	Parameter	Min	Max	Unit
tVSL	VCC(min) To CS# Low	1		ms
tPUW	Time Delay From VCC(min) To Write Instruction	1		ms
VWI	Write Inhibit Voltage VCC(min)		2.5	V


Table12-2. Power-On Timing and Write Inhibit Threshold for 1.8V

Symbol	Parameter	Min	Max	Unit
tVSL	VCC(min) To CS# Low	1		ms
tPUW	Time Delay From VCC(min) To Write Instruction	1		ms
VWI	Write Inhibit Voltage VCC(min)		2.5	V


ABSOLUTE MAXIMUM RATINGS

Parameter	Value	Unit
Ambient Operating Temperature	-40 to 85	$^{\circ}\mathbb{C}$
Storage Temperature	-55 to 125	°C
Applied Input/Output Voltage	-0.5 to 4.0	V
VCC	-0.5 to 4.0	V

Maximum Negative Overshoot Waveform




Maximum Positive Overshoot Waveform




CAPACITANCE MEASUREMENT CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit	Conditions
CIN	Input Capacitance		6		pF	VIN=0V
COUT	Output Capacitance	8		8		VOUT=0V
CL	Load Capacitance	30		30 pF		
	Input Rise And Fall time	5		ns		
	Input Pause Voltage	0.2VC	0.2VCC to 0.8VCC		V	
	Input Timing Reference Voltage	0.3VCC to 0.7VCC		V		
	Output Timing Reference Voltage		0.5VCC		V	

Figure 26. Input Test Waveform And Measurement Level





DC CHARACTERISTIC

(T= -40°C~85°C, VCC=2.7~3.6V)

Symbol	Parameter	Test Condition	Min.	Тур	Max.	Unit.
ILI	Input Leakage Current				±2	μΑ
I _{LO}	Output Leakage Current				±2	μA
I _{CC1}	Standby Current	CS#=VCC,			70	μA
		V _{IN} =VCC or VSS				
		CLK=0.1VCC /				
	On a setting Output (Dane)	0.9VCC			50	mA
		at 104MHz,			50	IIIA
		Q=Open(*1 I/O)				
I _{CC2}	Operating Current (Read)	CLK=0.1VCC /				
		0.9VCC			20	mA
		at 80MHz,			38	mA
		Q=Open(*1,*2,*4 I/O)				
V_{IL}	Input Low Voltage		-0.5		0.2VCC	V
V _{IH}	Input High Voltage		0.7VCC		VCC+0.4	V
V _{OL}	Output Low Voltage	I _{OL} =1.6mA			0.4	V
V _{OH}	Output High Voltage	I _{OH} =-100μA	VCC-0.2			V

AC CHARACTERISTICS

(T= -40 $^{\circ}$ C ~85 $^{\circ}$ C, VCC=2.7~3.6V, C_L=30pf)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
Fc	Serial Clock Frequency For: all command	DC.		104	MHz
t _{CLH}	Serial Clock High Time	4.5			ns
t _{CLL}	Serial Clock Low Time	4.5			ns
t _{CLCH}	Serial Clock Rise Time (Slew Rate)	0.2			V/ns
t _{CHCL}	Serial Clock Fall Time (Slew Rate)	0.2			V/ns
t _{SLCH}	CS# Active Setup Time	5			ns
t _{CHSH}	CS# Active Hold Time	5			ns
tshch	CS# Not Active Setup Time	5			ns
t _{CHSL}	CS# Not Active Hold Time	5			ns
t _{SHSL} /t _{CS}	CS# High Time	20			ns
t _{SHQZ}	Output Disable Time			20	ns
t_{CLQX}	Output Hold Time	0			ns
t _{DVCH}	Data In Setup Time	5			ns
t _{CHDX}	Data In Hold Time	5			ns
t _{HLCH}	Hold# Low Setup Time (relative to Clock)	5			ns
t _{HHCH}	Hold# High Setup Time (relative to Clock)	5			ns
t _{CHHL}	Hold# High Hold Time (relative to Clock)	5			ns
t _{CHHH}	Hold# Low Hold Time (relative to Clock)	5			ns
t_{HLQZ}	Hold# Low To High-Z Output			15	ns
t_{HHQX}	Hold# High To Low-Z Output			15	ns
t _{CLQV}	Clock Low To Output Valid			15	ns
t _{WHSL}	WP# Setup Time Before CS# Low	20			ns
t _{SHWL}	WP# Hold Time After CS# High	100			ns
t	Cache busy in PAGE READ (to buffer)			20	us
t _{DCBSYR1}	Cache busy in PAGE READ (to buffer)			40	us

PERFORMANCE TIMING

Symbol	Parameter	Min.	Тур.	Max.	Unit.
T _{RES}	CS# High To Standby Mode			5	us
t _{RST}	CS# High To Reset Mode (Idle/OIP)			0.1/20	us
t _{RD}	Read From Array ECC_EN=0			25	us
	Read From Array ECC_EN=1			65	us
4	Page Programming Time ECC_EN=0		0.2	0.5	ms
t _{PROG}	Page Programming Time ECC_EN=1		0.2	0.5	ms
	Busy time for Program Execute Background ECC_EN=0			200	us
t _{CBSY}	Busy time for Program Execute Background ECC_EN=1			200	us
t _{BERS}	Block Erase Time		2	5	ms

Figure 27. Serial Input Timing




Figure 28. Output Timing






Figure 29. Hold Timing




ORDERING INFORMATION



PACKAGE INFORMATION


Figure 30. WSON8 (8*6mm)



Dimensions

Symb	ool			4.0		_	D4	_	F4	_		
Unit		A	A1	A2	b	D	D1	E	E1	е	У	L
	Min	0.70			0.35	7.95	3.25	5.95	4.15		0.00	0.40
mm	Nom	0.75		0.20	0.40	8.00	3.40	6.00	4.30	1.27		0.50
	Max	0.80	0.05		0.45	8.05	3.50	6.05	4.40		0.05	0.60
	Min	0.028			0.014	0.313	0.128	0.234	0.163		0.00	0.016
Inch	Nom	0.030		0.008	0.016	0.315	0.134	0.236	0.169	0.05		0.020
	Max	0.032	0.002		0.019	0.317	0.138	0.238	0.173		0.002	0.024





REVISION HISTORY

Version No	Description	Date
0.0	Initial Release	Jul.10 2012
0.1	Modify ORDER INFORMATION	Nov.26 2012