CODING PROJECT - 1

Date Of Submission - 1 November, 2016

Member #1 : Sandeep Pal (15114063)

Member #2 : Gautam Choudhary (15114027)

B.Tech. (Sophomores)

Comp. Sci. & Engg.

IIT Roorkee

Submitted to - Prof. Sudip Roy

Course: CSN-221: Computer Architecture and Microprocessors (Autumn 2016-2017)

Department of Computer Science and Engineering

Indian Institute of Technology Roorkee

Problem Statement:

Write the Verilog code (.v) of an 8-bit ALU that can execute following four different operations:

- a. Addition
- b. Multiplication
- c. AND
- d. XOR





Fig.1: Arithmetic and Logic Unit (ALU)

Project Description (8Bit-ALU)


The project implements 8-Bit ALU with functionalities of ADDITION, MULTIPLICATION, AND & XOR.



Top level module is - alu8bit.v which implements sub modules as given:

- addition_module_8bit.v
 - o ripple_carry_adder.v
- multiplication_module_8bit.v
- and_module_8bit.v
- xor_module_8bit.v
- register_file_8bit.v

INPUT: 18 bit instruction



Input Instruction Format

OUTPUT:

- *X* [8 bit]
- Y [8 bit]
- Carry
- Overflow


Note: REGISTER FILE (4registers x 8bit) has also been implemented in the project.

ADDITION MODULE (addition_module-8bit.v)

```
module addition module 8bit(A, B, Cin, Sum, Carry, Overflow);
23
       // Defining the inputs/outputs
24
        input signed [07:0] A;
25
        input signed [07:0] B;
26
        input Cin;
27
        output signed [07:0] Sum;
28
        output Carry;
29
        output Overflow;
30
31
        // Temporary Variables
        wire [7:0] X;
32
33
        reg [7:0] Y;
34
        wire carry1, carry2, carry3, carry4, carry5, carry6, carry7;
35
       // Ripple Carry Adder - Module implementation
36
       ripple carry_adder rca0 (A[0], B[0], Cin, X[0], carry1);
37
38
       ripple carry adder rca1 (A[1], B[1], carry1, X[1], carry2);
39
       ripple_carry_adder rca2 (A[2], B[2], carry2, X[2], carry3);
40
       ripple carry adder rca3 (A[3], B[3], carry3, X[3], carry4);
41
       ripple carry adder rca4 (A[4], B[4], carry4, X[4], carry5);
42
       ripple carry adder rca5 (A[5], B[5], carry5, X[5], carry6);
       ripple_carry_adder rca6 (A[6], B[6], carry6, X[6], carry7);
43
44
       ripple_carry_adder rca7 (A[7], B[7], carry7, X[7], Carry);
45
46
       assign Overflow = Carry^carry7; //Overflow Condition
47
       // Checking if 'Overflow' exists
48
       always @ ( * ) begin
49
50
           if (Overflow == 1)
51
             Y = 8'b0;
52
           else
53
             Y = X;
54
       end
55
56
       assign Sum = Y;
```

As the comments are stated in the code, this module produces the addition of two 8bit operands A & B.

- Carry and Overflow flags have also been realized in this 8bit FULL ADDER module.
- *Carry* bit is considered in case of UNSIGNED numbers.
- *Overflow* bit is considered for SIGNED numbers.
- Also, if the *overflow* bit is '1', the SUM is "**zero**".
- This 8bit FULL ADDER implements eight 1bit Ripple Carry Adders.



NOTE: This module works properly even with 'negative' numbers.

MULTIPLICATION MODULE (multiplication_module-8bit.v)

```
22 module multiplication module 8bit(mc, mp, Y);
23  // Defining the inputs/outputs
24
      input signed [07:0] mc;
25
      input signed [07:0] mp;
26
       output signed [015:0] Y;
27
     // Variables
28
      integer count;
29
      reg [7:0] A, Q, M, Sum, Difference;
      reg Q 1;
31
32
      reg signed [015:0] Y;
33
34
     always @ ( * ) begin
35
        //Register the inputs
        A = 8'b0;
37
        M = mc;
38
        Q = mp;
39
        Q_1 = 1'b0;
40
41
        // Booth's Algorithm
        //*********************
43
        for(count=0; count<8; count=count+1)</pre>
44
        begin
45
            Sum = A + M;
46
            Difference = A + \sim M + 1;
47
            case ({Q[0], Q 1})
                 2'b01: {A, Q, Q_1} = {Sum[7], Sum, Q}; // Case #1
2'b10: {A O O 11 = (D:07)
48
49
50
                 2'b10 : {A, Q, Q 1} = {Difference[7], Difference, Q}; // Case #3
51
                 2'b11 : {A, Q, Q_1} = {A[7], A, Q};
52
                 default: \{A, Q, Q 1\} = 17'bx;
53
            endcase
        //*******************
55
56
57
         // Assiging the result to final Register
58
         Y = \{A, Q\};
59
      end
60
61 endmodule
```

This module implements **BOOTH's ALGORITHM** for multiplication.

- ➤ It takes input as *Multiplier*(mc [8bit]) and *Multiplicand*(mp [8bit]) and gives output in the 16bit register-pair {A, Q}
- > Iterations have been achieved by a 'for' loop.

NOTE: This module works properly even with 'negative' numbers.

AND GATE MODULE (and_module-8bit.v)

```
module and module 8bit(A, B, Y);

// Defining the inputs/outputs
input signed [07:0] A;
input signed [07:0] B;
output signed [07:0] Y;

assign Y = A&B; //AND Operation
endmodule
```

This is a simple **AND** gate module.

➤ It takes two **8bit** operands as Input and generates the 'bitwise' **AND** operation result of the two.

Logic function	Logic symbol	Truth table	Boolean expression
		A B Y	
2-input AND gate	A B	0 0 0 0 1 0 1 0 0 1 1 1	Y = A•B

XOR GATE MODULE (xor_module-8bit.v)

```
22 module xor_module_8bit(A, B, Y);
23    // Defining the inputs/outputs
24    input signed [07:0] A;
25    input signed [07:0] B;
26    output signed [07:0] Y;
27
28    assign Y = A^B; //XOR Operation
29
30
31 endmodule
```

This is a simple **XOR** gate module.

➤ It takes two **8bit** operands as Input and generates the 'bitwise' **XOR** operation result of the two.

Logic	Logic	Truth	Boolean
function	symbol	table	expression
2-input EX-OR gate	A	A B Y 0 0 0 0 1 1 1 0 1 1 1 0	Y = A⊕B

Testbench (alu8bit_tb.v)

The project is successfully 'synthesized' to test the 8bit ALU.

Testbench file is created with the following 'Input Test Cases':

- > Test Case #1:
 - o Instruction 18'b 00 0010 0001 0000 0111
 - *OpCode* − 00 (Addition)
 - A-33
 - B-7
 - o OUTPUT
 - X-0
 - Y 40
 - Carry 0
 - Overflow 0
- > Test Case #2:
 - o Instruction 18'b 00 1101 0111 0000 1111
 - *OpCode* − 00 (Addition)
 - A (-41)
 - B 15
 - OUTPUT
 - X-0
 - Y (-26)
 - Carry 0
 - Overflow 0
- > Test Case #3:
 - o Instruction 18'b 00 0111 0111 0011 1001
 - *OpCode* − 00 (Addition)
 - A 119
 - B 57
 - o OUTPUT
 - X-0
 - Y-0
 - Carry 0
 - Overflow 1
- > Test Case #4:
 - o Instruction 18'b 01 0000 0011 0001 1101
 - *OpCode* 01 (Multiplication)

- A-3
- B 29
- OUTPUT
 - X-0
 - Y 87
 - Carry 0
 - Overflow 0

Test Case #5:

- o Instruction 18'b 01 0001 0001 1111 0101
 - *OpCode* − 01 (Multiplication)
 - A-17
 - B (-11)
- o OUTPUT
 - X 69
 - Y 255
 - Carry 1
 - Overflow 0


> Test Case #6:

- o Instruction 18'b 10 0001 0111 0000 1111
 - *OpCode* − 10 (AND)
 - A 23
 - B 15
- OUTPUT
 - X-0
 - Y-7
 - Carry 0
 - Overflow 0

> Test Case #7:

- o Instruction 18'b 11 0000 1001 0010 1111
 - *OpCode* − 11 (XOR)
 - A-9
 - B 47
- OUTPUT
 - X-0
 - Y 38
 - Carry 0
 - Overflow 0

All the outputs match with the expected values. Hence, ALU works properly.



Timing diagram of the 8bit ALU

