

Memory Hierarchy

Introduction



Copyright © 2019, Elsevier Inc. All rights Reserved

Memory Performance Gap



Copyright © 2019, Elsevier Inc. All rights Reserved

\<u>\</u>

Computer Architecture

A Quantitative Approach, Sixth Edition



Memory Hierarchy Design



>

Copyright © 2019, Elsevier Inc. All rights Reserved

Introduction

Introduction

Introduction

- Programmers want unlimited amounts of memory with low latency
- Fast memory technology is more expensive per bit than slower memory
- Solution: organize memory system into a hierarchy
- Entire addressable memory space available in largest, slowest memory
- Incrementally smaller and faster memories, each containing a subset of the memory below it, proceed in steps up toward the processor
 - Temporal and spatial locality insures that nearly all references can be found in smaller memories
- Gives the allusion of a large, fast memory being presented to the processor



Memory hierarchy design becomes more crucial

Memory Hierarchy Design

Intel Core i7 can generate two references per core per clock

Aggregate peak bandwidth grows with # cores:

with recent multi-core processors

DRAM bandwidth is only 8% of this (34.1 GB/s)

12.8 billion 128-bit instruction references/second

= 409.6 GB/s!

Requires:

25.6 billion 64-bit data references/second +

Four cores and 3.2 GHz clock

Memory Hierarchy Basics

Introduction

- When a word is not found in the cache, a miss
- Fetch word from lower level in hierarchy, requiring a higher latency reference
- Lower level may be another cache or the main memory
- Also fetch the other words contained within the block
 - Takes advantage of spatial locality
- Place block into cache in any location within its set, determined by address
- block address MOD number of sets in cache

Copyright © 2019, Elsevier Inc. All rights Reserved

Memory Hierarchy Basics

n sets => n-way set associative

- Direct-mapped cache => one block per set
- Fully associative => one set
- Writing to cache: two strategies
- Write-through
- Immediately update lower levels of hierarchy
- Write-back
- Only update lower levels of hierarchy when an updated block is replaced
 - Both strategies use write buffer to make writes asynchronous

Copyright © 2019, Elsevier Inc. All rights Reserved

Introduction

Introduction

Performance and Power

Copyright © 2019, Elsevier Inc. All rights Reserved

 Shared third-level cache on chip Two levels of cache per core Multi-port, pipelined caches

High-end microprocessors have >10 MB on-chip

Consumes large amount of area and power budget

Memory Hierarchy Basics

Fraction of cache access that result in a miss

Miss rate

Memory Hierarchy Basics

Introduction

Six basic cache optimizations:

- Larger block size
- Reduces compulsory misses
- Increases capacity and conflict misses, increases miss penalty
- Larger total cache capacity to reduce miss rate
 - Increases hit time, increases power consumption
 - Higher associativity
- Reduces conflict misses
- Increases hit time, increases power consumption
- Higher number of cache levels
- Reduces overall memory access time
- Giving priority to read misses over writes

Reduces miss penalty

- Avoiding address translation in cache indexing

Program makes repeated references to multiple addresses from different blocks that map to the same location in the

Blocks discarded and later retrieved

First reference to a block

Capacity

Conflict

 Causes of misses Compulsory Copyright © 2019, Elsevier Inc. All rights Reserved

Reduces hit time

Copyright © 2019, Elsevier Inc. All rights Reserved

Memory Technology and Optimizations

Introduction

Bandwidth is concern of multiprocessors and I/O

Latency is concern of cache

Performance metrics

Time between read request and when desired word

Access time

Minimum time between unrelated requests to memory

Cycle time arrives

Memory Technology and Optimizations

Average memory access time = Hit iime + Missrate × Miss penalty $\frac{Missrate \times Memory accesses}{Instruction count} = \frac{Missrate \times \frac{Memory accesses}{Instruction}}{Instruction}$ Memory Hierarchy Basics Instruction. W (5505

Speculative and multithreaded processors may

execute other instructions during a miss

Reduces performance impact of misses

Copyright © 2019, Elsevier Inc. All rights Reserved

Organize DRAM chips into many banks for

high bandwidth, use for main memory

SRAM memory has low latency, use for

Memory Technology

SRAM


- Requires low power to retain bit
- Requires 6 transistors/bit

DRAM

- Must be re-written after being read
- Must also be periodically refeshed
- Every ~ 8 ms (roughly 5% of time)
- Each row can be refreshed simultaneously
- One transistor/bit
- Address lines are multiplexed:
- Upper half of address: row access strobe (RAS)
- Lower half of address: column access strobe (CAS)

Copyright © 2019, Elsevier Inc. All rights Reserved

Copyright © 2019, Elsevier Inc. All rights Reserved



Memory Technology and Optimizations

Memory capacity should grow linearly with processor speed

Amdahl:

Memory Technology

Unfortunately, memory capacity and speed has not kept

pace with processors

Multiple banks on each DRAM device

Double data rate (DDR)

Wider interfaces

Burst mode with critical word first Added clock to DRAM interface

Multiple accesses to same row

Some optimizations:

Synchronous DRAM

Memory Optimizations

Memory Technology and Optimizations 30

Precharge needed Total (ns) 39 63 45 45 39 CAS time (ns) Total (ns) Best case access time (no precharge) 30 36 30 30 21 15 15 10 13 RAS time (ns) 15 10 13 15 DRAM type DDR3 DDR2 DDR2 DDR1 DDR4 Chip size 256M bit 512M bit 1G bit 2G bit 4G bit 8G bit Production year 2010 2016 2006

2000

2004 2002

DIMM name

MiB/s/DIMM

DRAM name

M transfers/s

I/O clock rate

Standard

Memory Technology and Optimizations

DDRI DDRI

133 150 200

266

Memory Optimizations

2128 2400

PC2400 PC3200 PC4300 PC5300 PC8500

3200

5336 6400 8528

> DDR3-1066 DDR3-1333 DDR3-1600

1066 1333 1600 2666

> 999 800 1333

800

4264

DDR2-533 DDR2-667 DDR2-800

DDR400 DDR300 **DDR266**

300

400 533 199

DDR1 DDR2 DDR2 DDR2 DDR3 DDR3 DDR3 DDR4

333 400

PC10700 PC6400

PC12800 PC21300

12,800 10,664

21,300

DDR4-2666

Memory Optimizations

- Reducing power in SDRAMs:
- Lower voltage
- Low power mode (ignores clock, continues to refresh)
- Graphics memory:
- Achieve 2-5 X bandwidth per DRAM vs. DDR3
 - Wider interfaces (32 vs. 16 bit)
 - Higher clock rate
- Possible because they are attached via soldering instead of socketted DIMM modules

Copyright © 2019, Elsevier Inc. All rights Reserved

Memory Power Consumption

- 009

500 400 300

Copyright © 2019, Elsevier Inc. All rights Reserved

Memory Optimizations

- DDR:
- DDR2
- Lower power (2.5 V -> 1.8 V)

Memory Technology and Optimizations

Read, write, terminate

Background power

active Fully

> power mode

ypical usage

Low

100 200

Vm ni 19wo9

Activate power power

- Higher clock rates (266 MHz, 333 MHz, 400 MHz)
- DDR3
- 1.5 V
- 800 MHz
- 1-1.2 V DDR4
- 1333 MHz
- GDDR5 is graphics memory based on DDR3




2 KiB transfer: 75 uS vs 500 ns for SDRAM, 150X SDRAM: 40 ns for first byte, 4.8 GB/s for

300 to 500X faster than magnetic disk

slower

Stacked/Embedded DRAMs

- Stacked DRAMs in same package as processor
- High Bandwidth Memory (HBM)







Copyright © 2019, Elsevier Inc. All rights Reserved

Possibly 10X improvement in write performance

Phase-Change/Memrister Memory

and 2X improvement in read performance

Copyright © 2019, Elsevier Inc. All rights Reserved

Memory Technology and Optimizations

\$2/GiB, compared to \$20-40/GiB for SDRAM

and \$0.09 GiB for magnetic disk

Nonvolatile, can use as little as zero power Limited number of write cycles (~100,000)

Must be erased (in blocks) before being

overwritten

NAND Flash Memory

Detected and fixed by error correcting codes

Memory is susceptible to cosmic rays

Soft errors: dynamic errors

Memory Dependability

Memory Technology and Optimizations

NAND Flash:

KiB)

25 us for first byte, 40 MiB/s for subsequent bytes

subsequent bytes

Reads are sequential, reads entire page (.5 to 4

Types: NAND (denser) and NOR (faster)

Type of EEPROM

Flash Memory

Chipkill: a RAID-like error recovery technique

Use spare rows to replace defective rows

Hard errors: permanent errors

(ECC)

L1 Size and Associativity

Advanced Optimizations

Advanced Optimizations

Small and simple first-level caches

Reduce hit time

Advanced Optimizations

Pipelined caches, multibanked caches, non-blocking caches

Critical word first, merging write buffers

Reduce miss penalty

Increase bandwidth

Way prediction


Reduce miss penalty or miss rate via parallelization

Compiler optimizations

Reduce miss rate

Hardware or compiler prefetching

Copyright © 2019, Elsevier Inc. All rights Reserved



Energy per read vs. size and associativity

Copyright © 2019, Elsevier Inc. All rights Reserved

Advanced Optimizations

To improve hit time, predict the way to pre-set

Mis-prediction gives longer hit time

Prediction accuracy

Way Prediction

First used on MIPS R10000 in mid-90s

Extend to predict block as well

Used on ARM Cortex-A8

Increases mis-prediction penalty

"Way selection"

I-cache has better accuracy than D-cache

 > 80% for four-way > 90% for two-way

Advanced Optimizations

1-way 2-way 4-way 8-way L1 Size and Associativity 128 KB 1.5 Relative access time in microseconds

size and associativity Access time vs.

Cache size

Copyright © 2019, Elsevier Inc. All rights Reserved

Pipelined Caches

- Pipeline cache access to improve bandwidth
- Examples:

Advanced Optimizations

Allow hits before previous misses complete

"Hit under multiple miss"

"Hit under miss"

L2 must support this

not L2 miss penalty

100% -

Nonblocking Caches

- Pentium: 1 cycle
- Pentium Pro Pentium III: 2 cycles
- Pentium 4 Core i7: 4 cycles

In general, processors can hide L1 miss penalty but

- Increases branch mis-prediction penalty
- Makes it easier to increase associativity

Copyright © 2019, Elsevier Inc. All rights Reserved

Exninqs ıw

GEMSFDTD povray sobjex

MGAsubse dromacs dwsnez astar

omnetpp

h264ref

ооб Zdizq

40%

70% 60% 50% %08

Ipm otnot

Advanced Optimizations

Critical Word First, Early Restart Send it to the processor as soon as it arrives

Request missed word from memory first

Critical word first

Request words in normal order

Early restart

Send missed work to the processor as soon as it arrives

block size and likelihood of another access to Effectiveness of these strategies depends on the portion of the block that has not yet been

Copyright © 2019, Elsevier Inc. All rights Reserved

Advanced Optimizations

Copyright © 2019, Elsevier Inc. All rights Reserved


Multibanked Caches

Organize cache as independent banks to support simultaneous access

ARM Cortex-A8 supports 1-4 banks for L2

Intel i7 supports 4 banks for L1 and 8 banks for L2

Interleave banks according to block address



When storing to a block that is already pending in the

Merging Write Buffer

Reduces stalls due to full write buffer

Do not apply to I/O addresses

Mem[100] 0

Mem[116] Mem[124]


2

0

write buffer, update write buffer

Blocking

```
for (k = 0; k < N; k = k + 1)
                        for (j = 0; j < N; j = j + 1)
                                                                                                                                  r = r + y[i][k]*z[k][j];
for (i = 0; i < N; i
                                                                                                                                                          x[i][j] = r;
                                                                               \mathbf{r} = \mathbf{0};
                                                                                                                                                                                                                                               0
```



က





Copyright © 2019, Elsevier Inc. All rights Reserved



3 2

Mem[100] 1 Mem[108] 1 Mem[116] 1 Mem[124]

100

buffering

No write

Write buffering

Copyright © 2019, Elsevier Inc. All rights Reserved

Compiler Optimizations

- Loop Interchange
- Swap nested loops to access memory in sequential order
- Blocking

for (k = kk; k < min(kk + B,N); k = k + 1)

 $\mathbf{r} = \mathbf{0}$;

r = r + y[i][k]*z[k][j];

x[i][j] = x[i][j] + r;

3 2

for (j = jj; j < min(jj + B,N); j = j + 1)

for (kk = 0; kk < N; kk = kk + B)

for (i = 0; i < N; i = i + 1)

for (jj = 0; jj < N; jj = jj + B)

Blocking

- Instead of accessing entire rows or columns, subdivide matrices into blocks
- Requires more memory accesses but improves locality of accesses

Use HBM to Extend Hierarchy

128 MiB to 1 GiB

Advanced Optimizations

- Smaller blocks require substantial tag storage
- Larger blocks are potentially inefficient
- One approach (L-H):
- Each SDRAM row is a block index
- Each row contains set of tags and 29 data segments
- 29-set associative
- Hit requires a CAS

Copyright © 2019, Elsevier Inc. All rights Reserved

Advanced Optimizations


Use HBM to Extend Hierarchy

- Another approach (Alloy cache):
- Mold tag and data together
- Use direct mapped
- Both schemes require two DRAM accesses for misses
- Two solutions:
- Use map to keep track of blocks
 - Predict likely misses

Copyright © 2019, Elsevier Inc. All rights Reserved

Hardware Prefetching

Fetch two blocks on miss (include next sequential block)



Pentium 4 Pre-fetching

Copyright © 2019, Elsevier Inc. All rights Reserved

Compiler Prefetching

- Insert prefetch instructions before data is needed
- Non-faulting: prefetch doesn't cause exceptions
- Register prefetch
- Loads data into register
- Cache prefetch
- Loads data into cache
- Combine with loop unrolling and software pipelining



Virtual Memory and Virtual Machines

Protection via virtual memory

Advanced Optimizations

Use HBM to Extend Hierarchy

Keeps processes in their own memory space

1.4

Virtual Memory and Virtual Machines

5.

Spedup on SPECRate

- Role of architecture
- Provide user mode and supervisor mode
- Protect certain aspects of CPU state
- Provide mechanisms for switching between user mode and supervisor mode

LH-Cache

- Provide mechanisms to limit memory accesses
- Provide TLB to translate addresses

Copyright © 2019, Elsevier Inc. All rights Reserved

Copyright © 2019, Elsevier Inc. All rights Reserved

L4 cache size

Virtual Memory and Virtual Machines

Supports isolation and security

Virtual Machines

- Sharing a computer among many unrelated users
 - Enabled by raw speed of processors, making the overhead more acceptable
- Allows different ISAs and operating systems to be presented to user programs
 - "System Virtual Machines"
- SVM software is called "virtual machine monitor" or "hypervisor"
- Individual virtual machines run under the monitor are called "guest VMs"

Copyright © 2019, Elsevier Inc. All rights Reserved

Advanced Optimizations

Summary

	ì						
Tochalan	Ĭ.		Miss	Miss	Power	Hardware cost	***************************************
ecunidae	time	Width	penalty	rate	consumption	complexity	Comment
Small and simple caches	+			E	+	0	Trivial; widely used
Way-predicting caches	+				+	1	Used in Pentium 4
Pipelined & banked caches	T	+				1	Widely used
Nonblocking caches		+	+			3	Widely used
Critical word first and early restart			+			2	Widely used
Merging write buffer			+			1	Widely used with write through
Compiler techniques to reduce cache misses				+		0	Software is a challenge, bu many compilers handle common linear algebra calculations
Hardware prefetching of instructions and data			+	+	J.	2 instr., 3 data	Most provide prefetch instructions; modem high- end processors also automatically prefetch in hardware
Compiler-controlled prefetching			+	+		3	Needs nonblocking cache; possible instruction overhead; in many CPUs
HBM as additional level of cache		+	L	+	+	3	Depends on new packaging technology. Effects depend heavily on hit rate



Fallacies and Pitfalls

- Predicting cache performance of one program from another
- accurate performance measures of the Simulating enough instructions to get memory hierarchy
- Not deliverying high memory bandwidth in a cache-based system

Copyright © 2019, Elsevier Inc. All rights Reserved

Exercise

- All of the following are types of data hazards except ____. ()
 - D. WAR A. RAR B. WAW C. RAW
- Which method can NOT be used to reduce cache miss penalty? ()
 - A. Multi-level caches B. Use smaller block size C. Pipelined cache access D. Nonblocking cache

Requirements of VMM

- Guest software should:
- Behave on as if running on native hardware
- Not be able to change allocation of real system resources
- VMM should be able to "context switch" guests
- Hardware must allow:
- System and use processor modes
- Privileged subset of instructions for allocating system resources

Copyright © 2019, Elsevier Inc. All rights Reserved

Impact of VMs on Virtual Memory

- Each guest OS maintains its own set of page
- VMM adds a level of memory between physical and virtual memory called "real memory"

Virtual Memory and Virtual Machines

- Requires VMM to detect guest's changes to its own page table VMM maintains shadow page table that maps guest virtual addresses to physical addresses
 - Occurs naturally if accessing the page table pointer is a privileged operation

