SIMD Parallelism

Introduction

- Vector architectures
- SIMD extensions
- Graphics Processor Units (GPUs)

Data-Level Parallelism in

Chapter 4

Vector, SIMD, and GPU

Architectures

A Quantitative Approach, Sixth Edition

Computer Architecture

- For x86 processors:
- Expect two additional cores per chip per year
- SIMD width to double every four years
- Potential speedup from SIMD to be twice that from MIMD

Copyright © 2019, Elsevier Inc. All rights Reserved

Vector Architectures

- Basic idea:
- Read sets of data elements into "vector registers"
 - Operate on those registers
- Disperse the results back into memory
- Registers are controlled by compiler
- Used to hide memory latency
- Leverage memory bandwidth

Copyright © 2019, Elsevier Inc. All rights Reserved

Introduction

Vector Architectures

Introduction

Copyright © 2019, Elsevier Inc. All rights Reserved

- SIMD architectures can exploit significant datalevel parallelism for:
- Matrix-oriented scientific computing
- Media-oriented image and sound processors
- SIMD is more energy efficient than MIMD
- Only needs to fetch one instruction per data operation
- Makes SIMD attractive for personal mobile devices

SIMD allows programmer to continue to think

sequentially



Example architecture: RV64V

VMIPS

Register file has 16 read ports and 8 write ports

Vector functional units

Fully pipelined

 32 62-bit vector registers Loosely based on Cray-1

One word per clock cycle after initial latency

31 general-purpose registers

Scalar registers

32 floating-point registers

Data and control hazards are detected

Vector load-store unit

Fully pipelined

Copyright © 2019, Elsevier Inc. All rights Reserved

Vector Execution Time

Execution time depends on three factors:

Vector Architectures

- Length of operand vectors
- Structural hazards
- Data dependencies
- RV64V functional units consume one element per clock cycle
- Execution time is approximately the vector length
- Convey(缩及)
- Set of vector instructions that could potentially execute together

Copyright © 2019, Elsevier Inc. All rights Reserved

Chimes

Sequences with read-after-write dependency hazards placed in same convey via chaining

Chaining

 Allows a vector operation to start as soon as the individual elements of its vector source operand become available

Chime

- Unit of time to execute one convey
- m conveys executes in m chimes for vector length n
 - For vector length of n, requires $m \times n$ clock cycles

Copyright © 2019, Elsevier Inc. All rights Reserved

Vector Architectures

VMIPS Instructions

.vv: two vector operands

.vs and .sv: vector and scalar operands

LV/SV: vector load and vector store from address

Example: DAXPY

Enable 4 DP FP vregs # Disable vector regs # Vector-scalar mult # Vector-vector add # Load vector X # Store the sum # Load vector Y # Load scalar a v3,v1,v2 v1,v0,f0 vsetdcfg 4*FP64 v2,x6 v0,x5 f0,a vdisable vadd vmul vst <u>p</u> <u>p</u>

8 instructions, 258 for RV64V (scalar code)



Vector-scalar multiply

v1,v0,f0 v2,x6

vmul <u>p</u>

v0,x5

Vector Architectures

Load vector X

Example

Vector-vector add # Load vector Y

v3,v1,v2

vadd


v3,x6

/st

Store the sum

Multiple Lanes

- Element n of vector register A is "hardwired" to element n of vector register B
- Allows for multiple hardware lanes



For 64 element vectors, requires 32 x 3 = 96 clock cycles 3 chimes, 2 FP ops per result, cycles per FLOP = 1.5

vadd vmul

> $\frac{\mathsf{p}}{\mathsf{p}}$ vst

Convoys:

Copyright © 2019, Elsevier Inc. All rights Reserved

Vector Architectures

vsetdcfg 2 DP FP # Enable 2 64b FI.Pt. registers

#Load scalar a

for (i=0; i <n; i=i+1) Y[i] = a * X[i] + Y[i];

Vector Length Register

Challenges

Start up time

Latency of vector functional unit

Assume the same as Cray-1

Floating-point add => 6 clock cycles

 Floating-point multiply => 7 clock cycles Floating-point divide => 20 clock cycles

Vector load => 12 clock cycles

Improvements:

Increment pointer to X by vI*8

Vector-scalar mult

vmul v0,v0,f0

vld v1,x6

add x5,x5,t1

slli t1,t0,3

vld v0,x5

Vector-vector add

vadd v1,v0,v1

sub a0, a0, t0

n -= vl (t0)

Load vector Y

#t1 = vl * 8 (in bytes)

#Load vector X

vI = t0 = min(mvI,n)

loop: setvl t0,a0

> 1 element per clock cycle

Non-64 wide vectors

IF statements in vector code

Memory system optimizations to support vector processors

Multiple dimensional matrices

Sparse matrices

Increment pointer to Y by vI*8

Store the sum into Y

Programming a vector computer

Copyright © 2019, Elsevier Inc. All rights Reserved

Copyright © 2019, Elsevier Inc. All rights Reserved

Disable vector regs}

Repeat if n != 0

bnez a0,loop

vdisable

add x6,x6,t1

vst v1,x6

Vector Architectures

Vector Mask Registers

Use predicate register to "disable" elements:

X[i] = X[i] - Y[i];

for (i = 0; i < 64; i=i+1)

Consider:

Vector Architectures

if (X[i] i= 0)

Enable 2 64b FP vector regs

2*FP64

vsetdcfg vsetpcfgi

Enable 1 predicate register

Load vector X into v0 # Load vector Y into v1 # Put (FP) zero into f0

v0,x5

v1,x6 f0,x0

> fmv.d.x vpne qnsx

Subtract under vector mask

v0,v0,v1 p0,v0,f0

v0,x5

Set p0(i) to 1 if v0(i)!=f0

Disable predicate registers

vpdisable vdisable

Disable vector registers

Store the result in X

for (i = 0; i < 100; i=i+1)
for (j = 0; j < 100; j=j+1) {

$$A[i][j] = 0.0;$$

for (k = 0; k < 100; k=k+1)
 $A[i][j] = A[i][j] + B[i][k] * D[k][j];$

- Must vectorize multiplication of rows of B with columns of D
- Use non-unit stride
- Bank conflict (stall) occurs when the same bank is hit faster than bank busy time:
- #banks / LCM(stride,#banks) < bank busy time

Copyright © 2019, Elsevier Inc. All rights Reserved

Copyright © 2019, Elsevier Inc. All rights Reserved

Vector Architectures

A[K[i]] = A[K[i]] + C[M[i]]

for (i = 0; i < n; i=i+1)

Consider:

Scatter-Gather

Use index vector:

4 64b FP vector registers 4*FP64 vsetdcfg

Load A[K]] # Load MI v1, x5, v0 v2, x28 Xpl× <u>p</u>/

Load K[]

v0, x7

Load C[M[]] # Add them v1, v1, v3 v3, x6, v2 vadd V idi

Disable vector registers # Store A[K[]] v1, x5, v0 vstx

vdisable

Copyright © 2019, Elsevier Inc. All rights Reserved

Vector Architectures

Memory Banks

- Memory system must be designed to support high bandwidth for vector loads and stores
 - Spread accesses across multiple banks
- Control bank addresses independently
- Load or store non sequential words (need independent bank addressing)
- Support multiple vector processors sharing the same memory

Example:

- 32 processors, each generating 4 loads and 2 stores/cycle
- Processor cycle time is 2.167 ns, SRAM cycle time is 15 ns
 - How many memory banks needed?
 - **32x(4+2)x15/2.167 = ~1330 banks**

Programming Vec. Architectures

Compilers can provide feedback to programmers

Programmers can provide hints to compiler

Operations executed in vector mode, compiler-optimized

optimization

Operations executed in vector mode, with programmer aid

1.07 N/A 1.00 1.01

> 88.7% 90.4%

> > ARC3D

SPEC77 FL052

MDG

94.5% 95.0%

97.2%

96.1% 95.1% 91.5% 91.1% 90.3% 87.7% %8.69 88.89 42.9% 42.8%

BDNA MG3D 1.49 1.67 3.60

94.2% 73.7% N/A 3.92

65.6% 59.6% 91.2% 54.6% 26.64

DYFESM

TRFD

OCEAN TRACK

ADM

2.52

4.06 2.15

11.5% 14.4%

> SPICE OCD

4.2%

SIMD Implementations

- Implementations:
- Intel MMX (1996)
- Eight 8-bit integer ops or four 16-bit integer ops
- Streaming SIMD Extensions (SSE) (1999)

SIMD Instruction Set Extensions for Multimedia

- Eight 16-bit integer ops
- Four 32-bit integer/fp ops or two 64-bit integer/fp ops
- Advanced Vector Extensions (2010)
- Four 64-bit integer/fp ops
- AVX-512 (2017)
- Eight 64-bit integer/fp ops
- Operands must be consecutive and aligned memory locations

Copyright © 2019, Elsevier Inc. All rights Reserved

Last address to load # Make 4 copies of a

x28, x5,#256

addi

f0,f0 f0,a

splat.4D

Ыd

f1,0(x5) f1,f1,f0

Loop: fld.4D

fmul.4D

Load scalar a

Example DXPY:

Example SIMD Code

#axX[i] ... axX[i+3] # Load X[i] ... X[i+3]

Load Y[i] ... Y[i+3]

f2,0(x6)

fld.4D

f2,f2,f1

fadd.4D

a × X[i]+Y[i]...

SIMD Instruction Set Extensions for Multimedia

Copyright © 2019, Elsevier Inc. All rights Reserved

SIMD Extensions

- Media applications operate on data types narrower than the native word size
- Example: disconnect carry chains to "partition" adder

SIMD Instruction Set Extensions for Multimedia

- Limitations, compared to vector instructions:
- Number of data operands encoded into op code
- No sophisticated addressing modes (strided, scattergather)
- No mask registers

Copyright © 2019, Elsevier Inc. All rights Reserved

Increment index to X # Increment index to Y

Check if done

<28, x5, Loop

x6,x6,#32 x5,x5,#32

Store Y[i]... Y[i+3] $\# a \times X[i+3]+Y[i+3]$

f2,0(x6)

fsd.4D

addi addi pue

Graphical Processing Units

- Basic idea:
- Heterogeneous execution model
- CPU is the host, GPU is the device
- Develop a C-like programming language for GPU
- Unify all forms of GPU parallelism as CUDA thread
- Programming model is "Single Instruction Multiple

Thread"

Copyright © 2019, Elsevier Inc. All rights Reserved

Graphical Processing Units

A thread is associated with each data element Threads are organized into blocks

Threads and Blocks

Blocks are organized into a grid

GPU hardware handles thread management, not applications or OS

Roofline Performance Model


Basic idea:

Graphical Processing Units

- Plot peak floating-point throughput as a function of arithmetic intensity
- Ties together floating-point performance and memory performance for a target machine

SIMD Instruction Set Extensions for Multimedia

- Arithmetic intensity
- Floating-point operations per byte read




Copyright © 2019, Elsevier Inc. All rights Reserved

Examples

Attainable GFLOPs/sec = (Peak Memory BW × Arithmetic Intensity, Peak Floating Point Perf.)

SIMD Instruction Set Extensions for Multimedia





- Similarities to vector machines:
- Works well with data-level parallel problems
- Mask registers

- Has many functional units, as opposed to a few

Copyright © 2019, Elsevier Inc. All rights Reserved

Copyright © 2019, Elsevier Inc. All rights Reserved

Graphical Processing Units

SIMD

Example

Thread Block

7679] = B [7679] * C[7679 7680] = B [7680] * C[7680 7681] = B [7681] * C[7681 8159] = B [8159] * C[8159 8160] = B [8160] * C[8160 8161] = B [8161] * C[8161 511] = B [511] * C[511 512] = B [512] * C[512 Phread Block 15

Copyright © 2019, Elsevier Inc. All rights Reserved

NVIDIA GPU Architecture

Graphical Processing Units

Groups of 32 threads combined into a SIMD thread or "warp"

Mapped to 16 physical lanes

Each thread is limited to 64 registers

Terminology

Up to 32 warps are scheduled on a single SIMD processor

 Thread scheduler uses scoreboard to dispatch warps By definition, no data dependencies between warps Dispatch warps into pipeline, hide memory latency

Each warp has its own PC

- Scatter-gather transfers
- Large register files
- Differences:

Thread block scheduler schedules blocks to SIMD processors

Within each SIMD processor:

32 SIMD lanes

Wide and shallow compared to vector processors

- No scalar processor
- Uses multithreading to hide memory latency
- deeply pipelined units like a vector processor

Example

Code that works over all elements is the grid

Graphical Processing Units

- Thread blocks break this down into manageable sizes 512 threads per block

 - SIMD instruction executes 32 elements at a time
- Thus grid size = 16 blocks
- Block is analogous to a strip-mined vector loop with vector length of 32
- Block is assigned to a multithreaded SIMD processor by the thread block scheduler
- Current-generation GPUs have 7-15 multithreaded SIMD processors



Graphical Processing Units

Warp scheduler

Instruction

Graphical Processing Units

SIMD lanes (thread processors)

12

1K×32 1K×32

Reg

Reg

Reg

Reg

Reg

Reg

Reg

Reg

Reg

Load store unit

Load store

Load

Load

Load store unit

Load store unit

Load store

Losd store unit

Load

Load store unit

Load

Load

Load store unit

Load

Load

Address coalescing unit

- Also uses
- Branch synchronization stack
- Entries consist of masks for each SIMD lane
- I.e. which threads commit their results (all threads execute)
- Instruction markers to manage when a branch diverges into multiple execution paths
 - Push on divergent branch
- ...and when paths converge
 - Act as barriers
- Pops stack
- Per-thread-lane 1-bit predicate register, specified by programmer

Copyright © 2019, Elsevier Inc. All rights Reserved

Copyright © 2019, Elsevier Inc. All rights Reserved

Graphical Processing Units

NVIDIA GPU Memory Structures

- Each SIMD Lane has private section of off-chip DRAM
 - "Private memory"
- Contains stack frame, spilling registers, and private variables
- Each multithreaded SIMD processor also has local memory
- Shared by SIMD lanes / threads within a block
- Memory shared by SIMD processors is GPU Memory
- Host can read and write GPU memory

NVIDIA Instruction Set Arch.

ISA is an abstraction of the hardware instruction set

Graphical Processing Units

- "Parallel Thread Execution (PTX)" opcode.type d,a,b,c;
- Uses virtual registers
- Translation to machine code is performed in software
- Example:

; Thread Block ID * Block size (512 or 2.9) R8 = i = my CUDA thread ID RD0 = X[i] R8, R8, threadIdx R8, blockldx, 9 add.s32 shl.s32

; RD2 = Y[i] RD2, [Y+R8] RD0, [X+R8] ld.global.f64 ld.global.f64

mul.f64 R0D, RD0, RD4 ; Product in RD0 = RD0 * RD4 (scalar a) add.f64 R0D, RD0, RD2; Sum in RD0 = RD0 + RD2 (Y[i])

; Y[i] = sum (X[i]*a + Y[i])st.global.f64 [Y+R8], RD0



Graphical Processing Units

Pascal Architecture Innovations

16 SIMD lanes (SIMD width=32, chime=2 cycles), 16 load-store

units, 4 special function units

Two or four SIMD thread schedulers, two instruction dispatch

Each SIMD processor has

Graphical Processing Units

Two threads of SIMD instructions are scheduled every two clock

Fast single-, double-, and half-precision

cycles

NVLink between multiple GPUs (20 GB/s in each High Bandwith Memory 2 (HBM2) at 732 GB/s

direction)

Unified virtual memory and paging support

Copyright © 2019, Elsevier Inc. All rights Reserved

Registers

RV64V register file holds entire vectors

GPU distributes vectors across the registers of SIMD lanes

RV64 has 32 vector registers of 32 elements (1024)

GPU has 256 registers with 32 elements each (8K)

RV64 has 2 to 8 lanes with vector length of 32, chime is 4 to 16 cycles

SIMD processor chime is 2 to 4 cycles

GPU vectorized loop is grid

All GPU loads are gather instructions and all GPU stores are scatter instructions

Copyright © 2019, Elsevier Inc. All rights Reserved

SIMD Architectures vs GPUs

SIMD Architectures vs GPUs
GPUs have more SIMD lanes
GPUs have hardware support for more threads
Both have 2:1 ratio between double- and single-precision berformance

Both have 64-bit addresses, but GPUs have smaller memory

SIMD architectures have no scatter-gather support

Copyright © 2019, Elsevier Inc. All rights Reserved

Graphical Processing Units

Pascal Multithreaded SIMD Proc.

SIMD Thread Scheduler

Fallacies and Pitfalls

- GPUs suffer from being coprocessors
- GPUs have flexibility to change ISA
- Concentrating on peak performance in vector architectures and ignoring start-up overhead
- Overheads require long vector lengths to achieve speedup Increasing vector performance without comparable
 - increases in scalar performance
- You can get good vector performance without providing memory bandwidth On GPUs, just add more threads if you don't have enough memory performance

