Instruction Set

- How to tell a computer what to do?
- Bits are the letters of the computer
- Instructions are the words of the computer
- An instruction is a collection of bits
- The instruction set is the vocabulary of the computer
- An instruction set is a collection of instructions

¥ M<

Instruction Set

- The repertoire(全部本领,可表演项目;) of instructions of a computer
- Different computers have different instruction sets
- But with many aspects in common
- Early computers had very simple instruction sets
- Simplified implementation
- Many modern computers also have simple instruction sets



COMPUTER ORGANIZATION AND DESENTATION The Hardware/Software Interface

Chapter 2

Instructions: Language of the Computer

Agenda

- Instruction Set
- Operations and Operands
- Representing Instructions in the Computer
- Logical Operations
- Instructions for Making Decisions
- Supporting Procedures in Computer Hardware
- LEGv8 Addressing for Wide Immediates and Addresses
- A C Sort Example to Put It All Together
- Arrays versus Pointers

X

M<

Agenda

- Instruction Set
- **Operations and Operands**
- Representing Instructions in the Computer
- Logical Operations
- Instructions for Making Decisions
- Supporting Procedures in Computer Hardware

Applications in consumer electronics, network/storage

equipment, cameras, printers, ..

Typical of many modern ISAs

See ARM Reference Data tear-out card

Large share of embedded core market

Commercialized by ARM Holdings

www.arm.com

throughout the book

A subset, called LEGv8, used as the example

| The ARMv8 Instruction Set

- LEGv8 Addressing for Wide Immediates and Addresses
- A C Sort Example to Put It All Together
- Arrays versus Pointers

X M<

M<

×

Arithmetic Operations

- Add and subtract, three operands
- Two sources and one destination

ADD a, b, c // a gets b + c

- All arithmetic operations have this form
 - Design Principle 1: Simplicity favors regularity
- Regularity makes implementation simpler
- Simplicity enables higher performance at lower cost

X

M<

Design Principles applied to the ARMv8 Simplicity favors regularity Design principles Smaller is faster

- Good design demands good compromises Make the common case fast
- We will regularly see these principles when exploring the ISA

Register Operands

- Arithmetic instructions use register operands
- LEGv8 has a 32 × 64-bit register file
- Use for frequently accessed data
- 64-bit data is called a "doubleword" 31 x 64-bit general purpose registers X0 to X30
 - 32-bit data called a "word"
- 31 x 32-bit general purpose sub-registers W0 to W30
- Design Principle 2: Smaller is faster
- Compare to main memory: millions of locations

× M<

7

LEGv8 Registers

- X0 X7: procedure arguments/results
- X8: indirect result location register
- X9 X15: temporaries
- X16 X17 (IP0 IP1): may be used by linker as a scratch register, other times as temporary register
- X18: platform register for platform independent code; otherwise a temporary register
- X19 X27: saved

X0 – X8, X16 – X18, X28 – X30 will be explained later

- X28 (SP): stack pointer
- X29 (FP): frame pointer
- X30 (LR): link register (return address)
- XZR (register 31): the constant value 0

Arithmetic Example

C code:

$$f = (g + h) - (i + j);$$

Compiled LEGv8 code:

Processor does not work with variables but with registers

¥ M<

6


Memory Hierarchy

- The ALU can only operate on values that are inside the
- Not directly from the main memory!Need to LOAD stuff(原料) from main memory
- Memory Hierarchy
- Will be discussed later
 KBs~MBs
 Complexity size
 CBs

0.5-2.5

 $1/f_c$

§þeed 50-70



5-20 ms

10

70-150

ns

Memory Operand Example

C code:

$$A[12] = h + A[8];$$

- h in X21, base address of A in X22
- Compiled LEGv8 code:
- Index 8 requires offset of ?

x9,[x22,#64] // u for "unscaled"

x9,x21,x9

x9, [x22, #96]

¥ M<

15

Registers vs. Memory

- Registers are faster to access than memory
- Operating on memory data requires loads and stores
- More instructions to be executed
- Compiler must use registers for variables as much as possible
- Only spill(溢出) to memory for less frequently used variables
- Register optimization is important!

9

Ž

M<

Register Operand Example

C code:

$$f = (g + h) - (i + j);$$

• f, ..., j in X19, X20, ..., X23

Compiled LEGv8 code:

ADD X9, X20, X21 ADD X10, X22, X23 SUB X19, X9, X10

 \succeq M<

13

Memory Operands

- Main memory used for composite(复合的) data
 - Arrays, structures, dynamic data
- To apply arithmetic operations
- Load values from memory into registers
 - Store result from register to memory
- Memory is byte addressed
- Each address identifies an 8-bit byte
- LEGv8 does not require words to be aligned in memory, except for instructions and the stack

2s-Complement Signed Integers

 $x = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \cdots + x_12^1 + x_02^0$

Given an n-bit number

Range: -2^{n-1} to $+2^{n-1}-1$

Example

Constant data specified(明确规定) in an

ADDI X22, X22, #4

instruction

Small constants are common

 $=-1\times2^{31}+1\times2^{30}+...+1\times2^{2}+0\times2^{1}+0\times2^{0}$

 $= -2,147,483,648 + 2,147,483,644 = -4_{10}$

- -2,147,483,648 to +2,147,483,647

Using 32 bits

- Immediate operand avoids a load instruction

17

¥

M<

Chapter 2 — Instructions: Language of the Computer — 19

2s-Complement Signed Integers

- Bit 31 is sign bit
- 1 for negative numbers
- 0 for non-negative numbers
- $-(-2^{n-1})$ can't be represented

Non-negative numbers have the same unsigned

and 2s-complement representation

- Some specific numbers
- 0: 0000 0000 ... 0000
- **-1: 1111 1111 ... 1111**
- Most-negative: 1000 0000 ... 0000
- Most-positive: 0111 1111 ... 1111

Unsigned Binary Integers

Given an n-bit number

$$x = x_{n-1} 2^{n-1} + x_{n-2} 2^{n-2} + \dots + x_1 2^1 + x_0 2^0$$

- Range from 0 to $+2^{n}-1$
- Example
- 0000 0000 0000 0000 0000 0000 1011₂

= 0 + ... +
$$1 \times 2^3$$
 + 0×2^2 + 1×2^1 + 1×2^0
= 0 + ... + 8 + 0 + 2 + 1 = 11₁₀

- Using 32 bits
- **0** to +4,294,967,295

M<

Agenda

- Instruction Set
- Operations and Operands

Complement means 1 → 0, 0 → 1

 $x + \overline{x} = 1111...111_2 = -1$

x + 1 = -x

Complement(取反) and add 1

Signed Negation

- Representing Instructions in the Computer
- Logical Operations
- Instructions for Making Decisions
- Supporting Procedures in Computer Hardware
- LEGv8 Addressing for Wide Immediates and Addresses
- A C Sort Example to Put It All Together
- **Arrays versus Pointers**

X M<

23

M<

 \succeq

Chapter 2 — Instructions: Language of the Computer — 21

 $-2 = 1111 \ 1111 \ \dots \ 1101_2 + 1$

 $= 1111 \ 1111 \ \dots \ 1110_2$

Example: negate(取反数)+2

 $= +2 = 0000 0000 ... 0010_2$

Representing Instructions

- Instructions are encoded in binary
- Called machine code
- LEGv8 instructions
- Encoded as 32-bit instruction words
- Small number of formats encoding operation code (opcode), register numbers, ...
- Regularity(规整,端正)!

Sign Extension

- Representing a number using more bits
 - Preserve(保持,维持) the numeric value Replicate the sign bit to the left
- c.f. unsigned values: extend with 0s Examples: 8-bit to 16-bit
- **+2**: 0000 0010 **=>** 0000 0000 0000 0010
- **-2**: 1111 1110 => 1111 1111 1111 1110
- In LEGv8 instruction set
- LDURSB: sign-extend loaded byte
- LDURB: zero-extend loaded byte

24

×

M<

R-format Example

Вd	5 bits
Rn	5 bits
shamt	6 bits
Rm	5 bits
opcode	11 bits

ADD X9, X20, X21

	01001 _{two}
	10100 _{two}
O _{ten}	0000000 two
	10101 _{two}
	10001011000 _{two}

8B150289₁₆

×

M<

27

LEGv8 D-format Instructions


Rt	5 bits
Rn	5 bits
op2	2 bits
address	9 bits
obcode	11 bits

- Load/store instructions
- Rn: base register
- address: constant offset from contents of base register (+/- 32 doublewords)
- Rt: destination (load) or source (store) register number
- Design Principle 4: Good design demands good compromises
- Different formats complicate decoding, but allow 32-bit instructions uniformly(一致地)
 - Keep formats as similar as possible

X

M<

Hexadecimal



- Compact representation of bit strings
- 4 bits per hex digit

0	0000	4	0100	8	1000	၁	1100
_	1000	2	1010	6	1001	р	1101
2	0100	9	0110	а	1010	е	1110
3	1100	2	0111	q	1011	J	1111

Example: ECA8 6420

X M<

25

LEGv8 R-format Instructions

Rd	5 bits
Rn	5 bits
shamt	6 bits
Rm	5 bits
opcode	11 bits

- Instruction fields
- opcode: operation code
- Rm: the second register source operand
- shamt: shift amount (000000 for now)
- Rn: the first register source operand
- Rd: the register destination

Agenda

- Instruction Set
- Operations and Operands
- Representing Instructions in the Computer
- **Logical Operations**
- Instructions for Making Decisions
- Supporting Procedures in Computer Hardware
- LEGv8 Addressing for Wide Immediates and Addresses
- A C Sort Example to Put It All Together
- **Arrays versus Pointers**

X M<

3

Logical Operations

Instructions for bitwise(核位) manipulation

Operation	0	Java	LEGv8
Shift left	V	V	TST
Shift right	^	^	LSR
Bit-by-bit AND	&	⋖	AND, ANDI
Bit-by-bit OR	_	_	ORR, ORRI
Bit-by-bit NOT	٧	٧	EOR, EORI

Useful for extracting and inserting groups of bits in a word

32

Ž

M<

LEGv8 I-format Instructions

Rd	5 bits
Rn	5 bits
immediate	12 bits
apoodo	10 bits

- Immediate instructions
- Rn: source register
- Rd: destination register
- Immediate field is zero-extended

¥

M<

29

Instructions represented in Stored Program Computers

Instructions and data stored binary, just like data in memory

Accounting program (machine code)

Editor program (machine code)

C compiler (machine code)

Processor

Payroll data

Book text

Programs can operate on programs

- e.g., compilers, linkers, ...
- compiled programs to work Binary compatibility allows on different computers
- Standardized ISAs

Source code in C for editor program



OR Operations

- Useful to include bits in a word
- Set some bits to 1, leave others unchanged

ORR X9, X10, X11

EOR Operations

- Differencing operation
- Invert (flip) some bits, leave others unchanged

EOR X9,X10,X12 // NOT operation

Shift Operations

Rd	5 bits
Rn	5 bits
shamt	6 bits
Rm	5 bits
epoodo	11 bits

- shamt: how many positions to shift
- Shift left logical
- Shift left and fill with 0 bits
- LSL by i bits multiplies by 2i
- Shift right logical
- Shift right and fill with 0 bits
- LSR by i bits divides by 2i (unsigned only)

× M<

35

¥

M<

33

AND Operations

- Useful to mask bits in a word
- Set some bits to 0, leave others unchanged

AND X9,X10,X11

¥

M<

Compiling Two C Assignment Statements

This segment of a C program contains the five variables a, b, c, d, and e. Since Java evolved from C, this example and the next few work for either high-level programming language:

a = b + c;

d = a - e:

ANSWER:

ADD a, b, c SUB d, a, e

×

M<

Chapter 2 — Instructions: Language of the Computer — 39

Store; 2nd half of atomic swar btract constant, set conditi dd constant, set condition bleword from register to from memory to registe Memory[X2]=X1;X3=0 or 1 LEGv8 assembly language X1 = X2 + 20x1 = x2 - 20STXR X1, X3 [X2] .DUR X1, [X2,40] ADDIS X1, X2, 20 SUBIS X1, X2, 20 MOVK X1,20, LSL 0 FIGURE 2.1 LEGV8 assembly language revealed in this chapter. This Reference Data Card at the front of this book.

M<

 \geq

Chapter 2 — Instructions: Language of the Computer — 37

LEGv8 Assembly language-2

Three reg, operands; bit-by-bit AND
Three reg, operands; bit-by-bit OR
Three reg, operands; bit-by-bit XOR
Bit-by-bit AND reg, with constant
Bit-by-bit OR reg, with constant

Shift left by constant Shift right by constant Equal 0 test; PC-relative branch

Not equal 0 test; PC-relative

CBNZ X1, 25

Conditional

compare and branch on equal 0 ompare and branch

cal shift right

B.cond 25

if (condition true) go to PC + 100 if (X1 != 0) go to PC + 100 if (XI == 0) go to PC + 100

or switch, procedure return

go to X30

ranch to register

ranch

2500 X30

FIGURE 2.1 (Continued).

Bit-by-bit XOR reg. with constan

 $X1 = X2 ^ 20$

EORI X1, X2, 20

Translating a LEGv8 Assembly Instruction into a Machine

We'll show the real LEGv8 language version of the instruction represented Let's do the next step in the refinement of the LEGv8 language as an example. symbolically as

ADD X9, X20, X21

first as a combination of decimal numbers and then of binary numbers.

The decimal representation is

6	
20	
0	
21	
1112	

This instruction can also be represented as fields of binary numbers instead

0	ts 5 bits
10100	5 bits
000000	6 bits
10101	5 bits
10001011000	11 bits

Chapter 2 — Instructions: Language of the Computer — 38

¥

Chapter 2 — Instructions: Language of the Computer — 40

¥

Conditional Operations

- Branch to a labeled(示除的) instruction if a condition is true
- Otherwise, continue sequentially(循序地)
- CBZ register, L1
- if (register == 0) branch to instruction labeled L1;

CBZ = Compare and Branch if Zero

- CBNZ register, L1
- if (register != 0) branch to instruction labeled L1;
- B L1
- branch unconditionally to instruction labeled L1;

 \geq M<

Compiling If Statements

C code:

Else:

å

- f, ..., j in X19, ..., X23
- Compiled LEGv8 code:

Exit:

ADD

x19, x20, x21 SUB Exit:

Assembler calculates offset

\S M<

20220309 Homework-2

assembly code. Assume that the C variables f, g, and h, have already been placed in registers X0, X1, and X2 respectively. Use a minimal 1. For the following C statement, write the corresponding LEGv8 number of LEGv8 assembly instructions.

f = g + (h - 5);

2. Translate the following LEGv8 code to C. Assume that the variables respectively. Assume that the base address of the arrays A and B f, g, h, i, and j are assigned to registers X0,X1,X2,X3, and X4 are in registers X6 and X7, respectively.

ADD X10, X6, XZR STUR X10, [X9, #0] LDUR X9, [X9, #0] ADD X0, X9, X10 ADDI X9, X6, #8

Chapter 2 — Instructions: Language of the Computer — 41

 \succeq

M<

Agenda

- Instruction Set
- Operations and Operands
- Representing Instructions in the Computer
- Logical Operations
- Instructions for Making Decisions
- Supporting Procedures in Computer Hardware
- LEGv8 Addressing for Wide Immediates and Addresses
- A C Sort Example to Put It All Together
- **Arrays versus Pointers**

More Conditional Operations

- Condition codes, set from arithmetic instruction with Ssuffix (ADDS, ADDIS, ANDS, ANDIS, SUBS, SUBIS)
- negative (N): result had 1 in MSB
- zero (Z): result was 0
- overflow (V): result sign overflowed
- carry (C): result had carryout from MSB
- Use subtract and set flags, then conditionally branch:
- B.EQ (equal)
- B.NE (not equal)
- B.LT (less than, < signed), B.LO (lower, < unsigned)
- **B.LE** (less than or equal, ≤ signed), **B.LS** (lower or same, ≤ unsigned)
- B.GT (greater than, > signed), B.HI (higher, > unsigned)
- **B.GE** (greater than or equal, ≥ signed),

B.HS (higher or same, ≥ unsigned)

 \succeq

M<

47

Signed vs. Unsigned

- Signed comparison ≠ Unsigned comparison
- Example

- w22 < w23 # signed</pre>
- w22 > w23 # unsigned
- +4,294,967,295 > +1

Compiling Loop Statements

C code:

while (save[i] == k) i += 1;

- I in X22, k in X24, address of save in X25
- Compiled LEGv8 code:

Loop: LSL

x9, x22, #3 x10, x25, x9 x11, [x10, #0] x12, x11, x24 x12, Exit

LDUR

CBNZ SUB

doo-


Exit:

X

M<

Basic Blocks

- A basic block is a sequence of instructions
- No embedded branches (except at end)
- No branch targets (except at beginning)



- A compiler identifies basic blocks for optimization
- can accelerate execution An advanced processor of basic blocks

46

¥

Pseudo instructions

- A pseudo(⅓) instruction in assembler language is translated into an other instruction.
- Meant to make your live a little easier.
- See book page 129.

CMP Xa, Xb CMPI Xa,#c MOV Xa, Xb

SUBS XZR, Xa, Xb

SUBIS XZR, Xa, #c ORR Xa, XZR, Xb

¥

M<

21

Agenda

- Instruction Set
- Operations and Operands
- Representing Instructions in the Computer
- Logical Operations
- Instructions for Making Decisions
- Supporting Procedures in Computer Hardware
 - LEGv8 Addressing for Wide Immediates and Addresses
- A C Sort Example to Put It All Together **Arrays versus Pointers**

52

Ž

M<

Conditional Example

- if (a > b) a += 1;
- a in X22, b in X23
- a and b are signed numbers

XZR, X22, X23 SNBS

Exit B.LE X22, X22, #1 ADDI

Note: condition in B is complement of condition in if

X M<

Conditional Example

- | if (a > b) a += 1;
- a in X22, b in X23
- a and b are unsigned numbers

XZR, X22, X23 SUBS

B.LS

ADDI

Register Usage

- X9 to X17: temporary registers
- Not preserved by the callee(被召唤者)
 - Callee = function which is called
- X19 to X28: saved registers
- If used, the callee saves and restores them

ARM Call Convention(协定)

Should we follow this convention?

× M<

52

Leaf Procedure Example

C code:

long long int leaf_example(long long int g, long long int h, long long int i, long long int j)

long long int f; f = (g + h) - (i + j); return f;

- Arguments g, ..., j in X0, ..., X3
- Return value in X0

Procedure Calling

- Steps required
- 1. Place parameters in registers X0 to X7
- 2. Transfer control to procedure
- 3. Acquire(获得) storage for procedure
- 4. Perform procedure's operations
- Place result in register for caller
- 6. Return to place of call (address in X30)

When the book writes "procedure" you may read "function"

¥ M<

53

Procedure Call Instructions

Procedure call: branch with link

BL ProcedureLabel

- Address of following instruction put in X30 = LR (Link Register)
- Jumps to target address
- Procedure return: branch to register BR LR
- Copies LR to program counter
- Can also be used for computed jumps
- e.g., for case/switch statements

M<

LEGv8 code:

leaf_example:

SUBI STUR

ADD

ADD

SUB

ADD

LDUR ADDI

×

Before procedure call

¥

High address

AS →

Leaf Procedure Example

- LEGv8 code:
- XZR, XO, #1 else SUBIS B.GT
- LR
- STUR SUBI
- SP, SP, #16 LR, [SP, #8] XO, [SP, #0] XO, XO, #1 STUR SUBI
- X9, [SP, #0] LR, [SP, #8] SP, SP, #16 fact LDUR BL LDUR
 - ADDI

×

M<

Memory Layout

- Text: program code
- Static data: global
- variables

SP - 0000 007f ffff fffchex

- e.g., static variables in C, constant arrays and strings
- Dynamic data: heap(堆)
- E.g., malloc in C, new in
- Stack(根): local (automatic) variables (spilled(潘出) registers)
- Reserved PC - 0000 0000 0040 0000_{hex}

Non-Leaf Procedures

- Procedures that call other procedures
- For nested(嵌套) call, caller needs to save on the stack:
- Its return address
- Any arguments and temporaries needed after the call
- Restore from the stack after the call

X M<

6

Non-Leaf Procedure Example

- C code:
- long long int fact(long long int n)
- else return n * fact(n 1);if (n <= 1) return n;

Dynamic data Static data Strange implementation of factorial(阶乘)! Let's just do it as an exercise

- Argument n in X0
- Result in X0

Use MUL instruction for multiplication (see Chapter 3)

Assume result fits in long long int

64

¥

M<

Branch Addressing

- B-type
- B Label // go to location Label:

5	Instruction offset to Label:
6 bits	26 bits
CB-type	

- \blacksquare CBNZ X19, Exit // go to Exit if X19 != 0


19	5 bits
Instruction offset to Exit:	19 bits
181	8 bits

- Both addresses are PC-relative
- Address = PC + offset (from instruction) x 4

¥ M<

29

LEGv8 Addressing Summary



Agenda

- Instruction Set
- Operations and Operands
- Representing Instructions in the Computer
- Logical Operations
- Instructions for Making Decisions
- Supporting Procedures in Computer Hardware
- **LEGv8 Addressing for Wide Immediates and** Addresses
- A C Sort Example to Put It All Together
- **Arrays versus Pointers**

X M<

65

64-bit Constants

- Most constants are small
- 12-bit immediate is sufficient
- For the occasional(偶然的) 64-bit constant

MOVZ: move 16-bit wide with zeros MOVK: move 16-bit wide with keep Use with second operand (LSL 0, 16, 32 or 48)

MOVZ X9,255,LSL 16

MOVK X9,255,LSL 0

¥

89

C Sort Example

LEGv8 Encoding Summary

- Illustrates use of assembly instructions for a C bubble sort function
- void swap(long long int v[], Swap procedure (leaf) size_t k)
 - long long int temp; temp = v[k]; v[k] = v[k+1]; v[k+1] = temp;

v in X0, k in X1, temp in X9

×

M<

Why do we use X9?

All LEGv8 instructions are 32 bits lon Arithmetic instruction format

> Rd 뫎

R

immediate

opcode

B obcode opcode

CB

CB-format

6 to 11 bits 5 to 10 bits 5 or 4 bits 2 bits

Conditional Branch format

Rd

address

Address field actually contains an offset

Data transfer format Immediate format

X

The Procedure Swap

```
// x10 = k * 8
// x10 = address of v[k]
                                                       // v[k] = X11 (v[k+1])
                                                                     // v[k+1] = x9 (v[k])
                                                                                   // return to calling
// routine
                                          // X11 = v[k+1]
x10, x1, #3
x10, x0, x10
x9, [x10, #0]
x11, [x10, #8]
x11, [x10, #8]
                                        X11, [X10, #8]
X11, [X10, #0]
X9, [X10, #8]
LR
                            LDUR
                                                        STUR
                                                                      STUR
                                          LDUR
```

Agenda

- Instruction Set
- Operations and Operands
- Representing Instructions in the Computer
- Logical Operations
- Instructions for Making Decisions
- Supporting Procedures in Computer Hardware
- LEGv8 Addressing for Wide Immediates and Addresses
- A C Sort Example to Put It All Together*
- Arrays versus Pointers



Ž

The Inner Loop

Skeleton of inner loop

```
// go to exit2 if x20 < 0 (j < 0)
                                                                                                                                                                                                                                                                                                                                                               // branch to test of inner loop
                                                                                                                                                                                                                                                                                    // second swap parameter is j
                                                                                                                                                                                                                                                            // first swap parameter is v
                                                      // compare X20 to 0 (j to 0)
                                                                                                                                                                                                                                // go to exit2 if x12 \le x13
                                                                                                                                 // \text{ reg X}11 = v + (j * 8)
                                                                                                                                                                                                           // compare X12 to X13
                                                                                                                                                                                 // \text{ reg } X13 = v[j + 1]
                                                                                                       // \text{ reg X10} = j * 8
                                                                                                                                                        // \text{ reg X12} = v[j]
= for (j = i - 1; j >= 0 && v[j] > v[j + 1]; j -= 1) {
                            // j = i - 1
                                                                                                                                                                                                                                                                                                             // call swap
                                                                                                                                                        LDUR X12, [X11,#0]
                                                                                                                                                                                 LDUR X13, [X11,#8]
                           SUBI X20, X19, #1
                                                                                                                                                                                                                                                                                                                                      SUBI X20, X20, #1
                                                                                                                               ADD X11, X0, X10
                                                                                                    LSL X10, X20, #3
                                                      for2tst: CMP X20,XZR
                                                                                                                                                                                                           CMP X12, X13
                                                                                                                                                                                                                                                                                    MOV X1, X20
                                                                                                                                                                                                                                                            MOV X0, X21
                                                                               B.LT exit2
                                                                                                                                                                                                                                     B.LE exit2
                                                                                                                                                                                                                                                                                                                                                                B for2tst
```

Preserving Registers

M<

Preserve saved registers:

```
// make room on stack for 5 regs
                                                                                                                                            // copy parameter XO into X21
                                                                                                                                                                   // copy parameter X1 into X22
                                                                      // save X21 on stack
                                                                                               // save X20 on stack
                                                                                                                     // save X19 on stack
                                                 // save X22 on stack
                          // save LR on stack
                                                 STUR X22, [SP,#24]
                                                                        STUR X21, [SP,#16]
                      STUR LR, [SP,#32]
                                                                                               STUR X20, [SP,#8]
                                                                                                                     STUR X19, [SP,#0]
                                                                                                                                              MOV X21, X0
                                                                                                                                                                  MOV X22, X1
```

Restore saved registers:

```
// restore stack pointer
exit1: LDUR X19, [SP,#0] // restore X19 from stack
                             // restore X20 from stack
                                                                                          // restore X22 from stack
                                                            // restore X21 from stack
                                                                                                                       // restore LR from stack
                               LDUR X20, [SP,#8]
                                                            LDUR X21, [SP,#16]
                                                                                                                         LDUR X30, [SP,#32]
```

The code in your book is incorrect!

Ž

The Sort Procedure in C

```
void sort (long long int v[], size_t n)
                                                                          size_t i, j;
for (i = 0; i < n; i += 1) {
   for (j = i - 1;
        j >= 0 && v[j] > v[j + 1];
                                                                                                                                                                                                                                                                                                                               v in X0, n in X1, i in X19, j in X20
                                                                                                                                                                                                                                swap(v, j);
Non-leaf (calls swap)
```

The Outer Loop

Why do we use X19 and X20?

 \geq

```
// compare X19 to X1 (i to n)
                                                                                                                                                  // go to exit1 if x19 \ge x1 (i \ge n)
Skeleton of outer loop:
                             • for (i = 0; i < n; i += 1) {
                                                                          MOV X19,XZR
                                                                                                                            CMP X19, X1
                                                                                                                                                    B.GE exit1
                                                                                                  forltst:
```

// branch to test of outer loop

// i += 1

ADDI X19,X19,#1

B for1tst

exit1:

(body of outer for-loop)

Lessons Learnt

- Compiler optimizations are sensitive to the algorithm
- Java/JIT compiled code is significantly faster than JVM interpreted
- Comparable to optimized C in some cases
- Nothing can fix a dumb algorithm!


ž

M<


79

Agenda

- Instruction Set
- Operations and Operands
- Representing Instructions in the Computer
- Logical Operations
- Instructions for Making Decisions
- Supporting Procedures in Computer Hardware
- LEGv8 Addressing for Wide Immediates and Addresses
- A C Sort Example to Put It All Together
- **Arrays versus Pointers**







Comparison of Array vs. Ptr

- Multiply "strength reduced" to shift
- Array version requires shift to be inside
- Part of index calculation for incremented i
- c.f. incrementing pointer
- Compiler can achieve same effect as manual use of pointers
 - Induction variable elimination
- Better to make program clearer and safer

 \geq

M<

83

Similar basic set of instructions to MIPS ARM: the most popular embedded core **ARM & MIPS Similarities**

	ARM	MIPS
Date announced	1985	1985
Instruction size	32 bits	32 bits
Address space	32-bit flat	32-bit flat
Data alignment	Aligned	Aligned
Data addressing modes	6	3
Registers	15 × 32-bit	31×32 -bit
Input/output	Memory	Memory mapped

Arrays vs. Pointers

- Array indexing involves(奉涉)
- Multiplying index by element size
- Adding to array base address
- Pointers correspond directly to memory addresses
- Can avoid indexing complexity

 \geq M<

8

Example: Clearing an Array

```
LSL x10, x1, #3 // x10 = size * 8
                                      long long *p;
for (p = &array[0]; p < &array[size];
                                                                                                                                           // p = address of
                                                                                                                                                                                                                              // of array[size]
                                                                                                                                                                                                                                                                       // Memory[p] = 0
                                                                                                                                                                                                     ADD X11, X0, X10 // X11 = address
                                                                                                                                                                                                                                                                                                                                                                                      // &array[size])
                                                                                                                                                                                                                                                                                                                       // compare p to
clear2(long long *array, size_t size)
                                                                                                                                                                                                                                                                                                                                         // &array[size]
                                                                                                                                                                                                                                                                                             // array[0]
                                                                                                                                                                                                                                                                                                                                                              // if (p <
                                                                                                                                                                                                                                                  loop2: STUR XZR, [X9,#0]
                                                                                                                                                                                                                                                                                                                 CMP X9,X11
                                                                                                                                                                                                                                                                                                                                                              B.LT 100p2
                                                                                                                                           0x, 6x vom
                                                                                                                                                                                   ADD X11,X0,X10 // X11 = address
  clear1(long long array[], size_t size)
                                                                                                                                                                                                                                                                                                                                         // if (i < size)
                                                                                                                                                                                                                                                  // array[i] = 0
                                                                                                                                                                                                                                                                                                // compare i to
                                                                                                                                                             loop1: LSL X10, X9, #3 // X10 = i * 8
                                                                                                                                                                                                          // of array[i]
                                                                                                                                                                                                                                                                        // i = i + 1
                                        size_t i;
for (i = 0; i < size; i++)</pre>
                                                                                                                                                                                                                             STUR XZR, [X11,#0]
                                                                                                                                                                                                                                                                          ADDI X9,X9,#1
                                                                                                                                           MOV X9, XZR
                                                                                                                                                                                                                                                                                                                                         B.LT loop1
                                                                                                                                                                                                                                                                                                CMP X9,X1
```

82

go to loop2

The Intel x86 ISA

- And further...
- AMD64 (2003): extended architecture to 64 bits
- EM64T Extended Memory 64 Technology (2004)
 - AMD64 adopted by Intel (with refinements)
 - Added SSE3 instructions
- Intel Core (2006)
- Added SSE4 instructions, virtual machine support
- AMD64 (announced 2007): SSE5 instructions
 - Intel declined to follow, instead...
- Advanced Vector Extension (announced 2008)
 - Longer SSE registers, more instructions
- If Intel didn't extend with compatibility, its competitors would!
- Technical elegance ≠ market success

×

M<

Basic x86 Registers

GPR 0 GPR 1 GPR 2 GPR 3 GPR 4 GPR 5 GPR 6 GPR 7

EAX ECX EDX ESP

EBP

EBX

ESI EDI

Chapter 2 — Instructions: Language of the Computer — 87

The Intel x86 ISA

- Evolution with backward compatibility
- 8080 (1974): 8-bit microprocessor
- Accumulator, plus 3 index-register pairs
- 8086 (1978): 16-bit extension to 8080
- Complex instruction set (CISC)
- 8087 (1980): floating-point coprocessor
- Adds FP instructions and register stack
- 80286 (1982): 24-bit addresses, MMU
- Segmented memory mapping and protection
- 80386 (1985): 32-bit extension (now IA-32)
- Additional addressing modes and operations
- Paged memory mapping as well as segments

 \succeq M<

Chapter 2 — Instructions: Language of the Computer — 85

The Intel x86 ISA

- Further evolution...
- i486 (1989): pipelined, on-chip caches and FPU
 - Compatible competitors: AMD, Cyrix, ...
- Pentium (1993): superscalar, 64-bit datapath
- Later versions added MMX (Multi-Media eXtension) instructions
 - The infamous FDIV bug
- Pentium Pro (1995), Pentium II (1997)
- New microarchitecture (see Colwell, The Pentium Chronicles)
 - Pentium III (1999)

Stack segment pointer (top of stack)

SS DS ES FS

Code segment pointer

Data segment pointer 0 Data segment pointer 1 Data segment pointer 2 Data segment pointer 3 Instruction pointer (PC)

- Added SSE (Streaming SIMD Extensions) and associated registers
- Pentium 4 (2001)
- New microarchitecture
- Added SSE2 instructions



Chapter 2 — Instructions: Language of the Computer — 88

Condition codes

EIP

EFLAGS

¥



¥

Chapter 2 — Instructions: Language of the Computer — 86

Implementing IA-32

- Complex instruction set makes implementation difficult
- Hardware translates instructions to simpler microoperations
- Simple instructions: 1-1
- Complex instructions: 1-many
- Microengine similar to RISC
- Market share makes this economically viable
- Comparable performance to RISC
- Compilers avoid complex instructions

¥ M<

Chapter 2 — Instructions: Language of the Computer — 91

ARM v8 Instructions

- In moving to 64-bit, ARM did a complete overhaul
- ARM v8 resembles MIPS
- Changes from v7:
- No conditional execution field
- Immediate field is 12-bit constant
- Dropped load/store multiple
 - GPR set expanded to 32 PC is no longer a GPR
- Addressing modes work for all word sizes
- Divide instruction
- Branch if equal/branch if not equal instructions

. MOV EBX, [EDI + 45]

Two operands per instruction


Basic x86 Addressing Modes

- Memory addressing modes
- Address in register
- Address = R_{base} + displacement
- Address = R_{base} + $2^{scale} \times R_{index}$ (scale = 0, 1, 2, or 3)
- Address = R_{base} + $2^{scale} imes R_{index}$ + displacement

 \geq M<

Chapter 2 — Instructions: Language of the Computer — 89

x86 Instruction Encoding



Variable length encoding

- Postfix bytes specify addressing mode
- Prefix bytes modify operation
- repetition, locking, ... Operand length,



TEST w Postbyte

TEST EDX, #42 4 3 1 ADD Reg w

3. ADD EAX, #6765

PUSH Reg

Chapter 2 — Instructions: Language of the Computer — 90

¥

M<

M<

Fallacies

- Powerful instruction ⇒ higher performance
- Fewer instructions required

DISCUSSION SESSION 1

RISC VS. CISC

- May slow down all instructions, including simple ones But complex instructions are hard to implement
- Compilers are good at making fast code from simple
 - instructions
- Use assembly code for high performance
- But modern compilers are better at dealing with modern processors
- More lines of code \Rightarrow more errors and less productivity

¥

Chapter 2 — Instructions: Language of the Computer — 93

Concluding Remarks

- Design principles
- Simplicity favors regularity
- 2. Smaller is faster
- 3. Make the common case fast
- 4. Good design demands good compromises
- Layers of software/hardware
- Compiler, assembler, hardware
- ARM: typical of RISC ISAs
- c.f. x86