Example

```
for (int i = 0; i < 1024; i++) {
    A[i] = B[i] + C[i];</pre>
                       int B[1024];
                                                int C[1024];
int A[1024];
```

Where is the temporal locality (if any)? Where is the spatial locality (if any)?

¥

Taking Advantage of Locality

- Memory hierarchy
- Store everything on disk
- items from disk to smaller DRAM memory Copy recently accessed (and nearby)
- Main memory
- nearby) items from DRAM to smaller Copy more recently accessed (and SRAM memory
- Cache memory attached to CPU



M<



COMPUTER ORGANIZATION AND DESCRIPTION AND DESC

The Hardware/Software Interface

Chapter 5

Exploiting Memory Large and Fast: **Hierarchy**

Principle of Locality(局部性)

- Programs access a small proportion of their address space at any time
- Temporal locality(时间局部性)
- Items accessed recently are likely to be accessed again soon
- e.g., instructions in a loop, induction variables
- Spatial locality(空间局部性)
- Items near those accessed recently are likely to be accessed soon
- E.g., sequential instruction access, array data


Cache Memory

- Cache memory
- The level of the memory hierarchy closest to the CPU
- How do we know if the data is present?
- Where do we look?

 \succeq

Direct Mapped Cache

- Location determined by address
- Direct mapped: only one choice
- (Block address) modulo (#Blocks in cache)



Use low-order #Blocks is a address bits power of 2

Memory Hierarchy Levels

- Block (aka line): unit of copying May be multiple words Why?
 - If accessed data is present in upper level

Processor

- Hit: access satisfied by upper level Hit ratio: hits/accesses

 - If accessed data is absent
- Miss: block copied from lower level

Data is transferred

cache

- Extra time taken: miss penalty
 - Miss ratio: misses/accesses = 1 - hit ratio
- Then accessed data supplied from upper level

main

ž M<

2

Memory Technology

Static RAM (SRAM)

___ 0.5ns - 2.5ns, \$500 - \$1000 per GB

Log Dynamic RAM (DRAM)

50ns - 70ns, \$10 - \$20 per GB

100 Flash

= 5µs - 50µs, \$0.75 - \$1 per GB

—> 5ms – 20ms, \$0.05 – \$0.10 per GB 1000 Magnetic disk Ideal memory

Access time of SRAM

Capacity and cost/GB of disk



M<

MK Illusion is created by cache memory and virtual memory

Cache Example

Word addr	Binary addr	Hit/miss	Cache block
22	10 110		

Data								
Data								
Tag								
۸	0	0	0	0	0	0	0	0
Index	000	001	010	011	100	101	110	111

¥

=

Cache Example

		11 010	26
Cache block	Hit/miss	Binary addr	Word addr

000	/	Tag	Data
	0		
	0		
	0		
	0		
100	0		
101	0		
110		10	Mem[10110]
111 (0		

Tags and Valid Bits

- How do we know which particular block is stored in a cache location?
- Store block address as well as the data
- Actually, only need the high-order bits
- Called the tag
- What if there is no data in a location?
- Valid bit: 1 = present, 0 = not present
- Initially 0

¥ M<

<u></u>

Cache Example

- Main memory 32 words
- Cache 8-blocks, 1 word/block, direct mapped
- Initial state:

Index	Λ	Tag	Data
000	0		
100	0		
010	0		
011	0		
100	0		
101	0		
110	0		
111	0		

<u>|</u>

Cache Example

Binary addr Hit/miss Cache block	10 010
Word addr Bi	18

Index	^	Tag	Data
000	1	10	Mem[10000]
100	0		
010	1	11	Mem[11010]
011	1	00	Mem[00011]
100	0		
101	0		
110	1	10	Mem[10110]
111	0		

Cache Example

Cache block	010	
Hit/miss	Miss	
Binary addr	10 010	
Word addr	18	

000 1		במנת
001	10	Mem[10000]
010	10	Mem[10010]
110	00	Mem[00011]
100 0		
101 0		
110 1	10	Mem[10110]
111 0		

Cache Example

Word addr	Binary addr	Hit/miss	Cache block
22	10 110		
26	11 010		

/ Tag Data			11 Mem[11010]				10 Mem[10110]	
V Tag	0	0	1 11	0	0	0	1 10	U
Index	000	001	010	011	100	101	110	111

¥

M<

15

×

M<

13

Cache Example

Cache bloc	000	110	000	
Hit/miss	Miss	Miss	ųн	
Binary addr	10 000	00 011	10 000	
Word addr	16	ε	16	

	[0000]		010]	0011]			1110]	
Data	Mem[10000]		Mem[11010]	Mem[00011]			Mem[10110]	
Tag	10		11	00			10	
۸	1	0	1	1	0	0	1	0
Index	000	001	010	011	100	101	110	111

≥| M<

4

Block Size Considerations

- Larger blocks should reduce miss rate
- Due to spatial locality
- But in a fixed-sized cache
- Larger blocks ⇒ fewer of them
- $\blacksquare \ \, \text{More competition} \Rightarrow \text{increased miss rate}$
- Larger blocks ⇒ pollution
- Larger miss penalty
- Can override benefit of reduced miss rate
- Early restart and critical-word-first can help

(see page 406)


×

10

Cache Misses

- On cache hit, CPU proceeds normally
- On cache miss
- Stall the CPU pipeline
- Fetch block from next level of hierarchy
- Instruction cache miss
- Restart instruction fetch
- Data cache miss
- Complete data access

| Address Subdivision



Example: Larger Block Size


64 blocks, 16 bytes/block

Why?

To what block number (index) does address 1200 map?

Block address = [1200/16] = 75

Biock number = 75 modulo 64 = 11



Alternative 1200 = 0..0100 1011 0000



Write Allocation

- What should happen on a write miss?
- Alternatives for write-through
- Allocate on miss: fetch the block
- Write around: don't fetch the block
- Since programs often write a large block before reading it (e.g., initialization)
- For write-back
- Usually fetch the block



23

Measuring Cache Performance

- Components of CPU time
- Program execution cycles
 - Includes cache hit time
- Memory stall cycles
- With simplifying assumptions:

Mainly from cache misses

Memory stall cycles

Memory accesses × Miss rate × Miss penalty Program

Misses × Miss penalty Instructions | Notice | Notice

 \succeq

Write-Through

- On data-write hit, could just update the block in
- But then cache and memory would be inconsistent
- Write through: also update memory
- But makes writes take longer
- e.g., if base CPI = 1, 10% of instructions are stores, write to memory takes 100 cycles
- Effective CPI = $1 + 0.1 \times 100 = 11$
- Solution: write buffer
- Holds data waiting to be written to memory
 - CPU continues immediately
- Only stalls on write if write buffer is already full



Write-Back

- Alternative: On data-write hit, just update the block in cache
- Keep track of whether each block is dirty
- When a dirty block is replaced
- Write it back to memory
- Can use a write buffer to allow replacing block to be read first

Average Access Time

- Hit time is also important for performance
- Average memory access time (AMAT)
- AMAT = Hit time x Hit rate
- + (Hit time + Miss penalty) × Miss rate
- AMAT = Hit time × (1 Miss rate)
- + (Hit time + Miss penalty) × Miss rate
- AMAT = Hit time Hit time x Miss rate
- + Hit time × Miss rate + Miss penalty × Miss rate
- AMAT = Hit time + Miss rate x Miss penalty

See book page 416

¥ M<

27

Performance Summary

- When CPU performance increased
- Miss penalty becomes more significant
- Decreasing base CPI
- Greater proportion of time spent on memory
- Increasing clock rate
- Memory stalls account for more CPU cycles
- Can't neglect cache behavior when evaluating system performance

28

¥

M<

Cache Performance Example

- Given
- I-cache miss rate = 2%
- D-cache miss rate = 4%
- Miss penalty = 100 cycles Realistic value, see sheet 8
- Base CPI (ideal cache) = 2
- Load & stores are 36% of instructions
- Calculate speedup due to addition of
- Calculate maximum speedup (if main memory would be as fast as cache)

¥ M<


Cache Performance Example

- CPI without cache
- $= 2 + 100 + 0.36 \times 100 = 138$
- CPI with cache
- $= 2 + 0.02 \times 100 + 0.36 \times 0.04 \times 100 = 5.44$
- Speedup
- = 138 / 5.44 = 25.4
- Maximum speedup
- = 138 / 2 = 69
- = 69/25.4 = 2.7 faster than with cache

 \succeq

Spectrum of Associativity

For a cache with 8 entries



Eight-way set associative (fully associative)

Tag Data Tag Data Tag Data Tag Data Tag Data Tag Data

31

 \succeq

Associativity Example

- Compare 4-block caches
- Direct mapped, 2-way set associative, fully associative
- Block access sequence: 0, 8, 0, 6, 8
- Direct mapped

Cache content after access	Hit/miss Cache c	Hit/miss
0	c	Hit/miss
	Hit/miss	Ξ


Associative Caches

- Fully associative
- Allow a given block to go in any cache entry
- Requires all entries to be searched at once
- Comparator per entry (expensive)
- n-way set associative
- Each set contains n entries
- Block number determines which set
- (Block number) modulo (#Sets in cache)
- Search all entries in a given set at once
- n comparators (less expensive)

¥ M<

29

Associative Cache Example



 \geq


M<

How Much Associativity

- Increased associativity decreases miss rate
- But with diminishing returns
- Simulation of a system with 64KB D-cache, 16-word blocks, SPEC2000
- 1-way: 10.3%
- 2-way: 8.6%
- 4-way: 8.3%
- 8-way: 8.1%



35



Associativity Example

2-way set associative

Block	Cache	Hit/miss	S	ache conter	Cache content after access
address	index		Set 0	0	Set 1
0	0	ssim	Mem[0]		

Fully associative

Block	Hit/miss	Cache content after access	ss
address			
0	ssim	Mem[0]	

× M<

33



Multilevel Cache Example

- Given
- CPU base CPI = 1, clock rate = 4GHz
- Miss rate/instruction = 2%
- Main memory access time = 100ns
- With just primary cache
- Miss penalty = 100ns/0.25ns = 400 cycles
- Effective CPI = $1 + 0.02 \times 400 = 9$



39

Example (cont.)

- Now add L-2 cache
- Access time = 5ns
- Global miss rate to main memory = 0.5%
- Calculate speedup
- Primary miss with L-2 hit
- Penalty = 5ns/0.25ns = 20 cycles
- Primary miss with L-2 miss
- Extra penalty = 400 cycles
- $CPI = 1 + 0.02 \times 20 + 0.005 \times 400 = 3.4$
- Speedup = 9/3.4 = 2.6

¥ M<

| Replacement Policy

- Direct mapped: no choice
- Set associative
- Prefer non-valid entry, if there is one
- Otherwise, choose among entries in the set
- Least-recently used (LRU)
- Choose the one unused for the longest time
- Simple for 2-way, manageable for 4-way, too hard beyond that
- Random
- Gives approximately the same performance as LRU for high associativity



37

Multilevel Caches

- Primary cache attached to CPU
- Small, but fast
- Level-2 cache services misses from primary cache
- Larger, slower, but still faster than main memory
- Main memory services L-2 cache misses
- Some high-end systems include L-3 cache

Software Optimization via Blocking

- Goal: maximize accesses to data before it is replaced
- See book page 427



43

Concluding Remarks

- Fast memories are expensive and therefore small, cheap memories are slow but can be large
- We really want fast, large memories ©
- Caching gives this illusion ©
- Principle of locality
- Programs use a small part of their memory space frequently
- Memory hierarchy
- L1 cache ↔ L2 cache ↔ ... ↔ DRAM memory
 ↔ disk

¥ M<

44

Multilevel Cache Considerations

- Primary cache
- Focus on minimal hit time
- L-2 cache
- Focus on low miss rate to avoid main memory access
- Hit time has less overall impact
- Results
- L-1 cache usually smaller than a single cache
- L-1 block size smaller than L-2 block size



4

Interactions with Advanced CPUs

- Out-of-order CPUs can execute instructions during cache miss
- Pending store stays in load/store unit
- Dependent instructions wait in reservation stations
- Independent instructions continue
- Effect of miss depends on program data flow
- Much harder to analyse
- Use system simulation