Chapter 3

Arithmetic for Computers

Addition and Subtraction



- Right to left addition, bit by bit.
- Carries passed to the next digit to the left.
- Behavior as expected, because we humans do the same.
- Subtraction is the same as addition: the appropriate operand is simply negated before being added.

- Operations on integers
 - Addition and subtraction
 - Multiplication and division
 - Dealing with overflow
- Floating-point real numbers
 - Representation and operations

2

Integer Addition

Example: 7 + 6 (Carries) 1

- - (0) 1 (1) 1 Overflow if result out of range
 - Adding +ve and –ve operands, no overflow
 - Adding two +ve operands
 - Overflow if result sign is 1
 - Adding two –ve operands
 - Overflow if result sign is 0



Integer Subtraction





- Add negation of second operand
- \blacksquare Example: 7 6 = 7 + (–6)
 - +7: 0000 0000 ... 0000 0111
 - <u>-6: 1111 1111 ... 1111 1010</u>
 - +1: 0000 0000 ... 0000 0001
- Overflow if result out of range
 - Subtracting two +ve or two -ve operands, no overflow
 - Subtracting +ve from –ve operand
 - Overflow if result sign is 0
 - Subtracting –ve from +ve operand
 - Overflow if result sign is 1

5

Multiplication

Start with long-multiplication approach





Overflows




Can we have an overflow by adding if both the operands have different signs?

Operatio n	Operand A	Operand B	Result indicating overflow
A + B	≥ 0	≥ 0	< 0
A + B	< 0	< 0	≥ 0
A - B	≥ 0	< 0	< 0
A - B	< 0	≥ 0	≥ 0



6

Multiplication Hardware



Exercise


- Multiply 10 by 9
- Use 4 bits multiplicand and 4 bits multiplier (8 bits product).



9

Optimized Multiplier

Perform steps in parallel: add/shift



One cycle per partial-product addition

11

That's ok, if frequency of multiplications is low

Exercise solution

Iteration	Step	Multiplier	Multiplicand	Product
0	Initial values	1001	0000 1010	0000 0000
1	multiplier(0)=1; add multiplicand	1001	0000 1010	0000 1010
	sll multiplicand	1001	0001 0100	0000 1010
	slr multiplier	0100	0001 0100	0000 1010
2	multiplier(0)=0; no add multiplicand	0100	0001 0100	0000 1010
	sll multiplicand	0100	0010 1000	0000 1010
	slr multiplier	0010	0010 1000	0000 1010
3	multiplier(0)=0; no add multiplicand	0010	0010 1000	0000 1010
	sll multiplicand	0010	0101 0000	0000 1010
	slr multiplier	0001	0101 0000	0000 1010
4	multiplier(0)=1; add multiplicand	0001	0101 0000	0101 1010
	sll multiplicand	0001	1010 0000	0101 1010
	slr multiplier	0000	1010 0000	0101 1010




10

Faster Multiplier

Uses multiple adders

Cost/performance tradeoff



- Can be pipelined
 - Several multiplication performed in parallel







3.5 Floating Poir

LEGv8 Multiplication

- Three multiply instructions:
 - MUL: multiply
 - Gives the lower 64 bits of the product
 - SMULH: signed multiply high
 - Gives the upper 64 bits of the product, assuming the operands are signed
 - UMULH: unsigned multiply high
 - Gives the upper 64 bits of the product, assuming the operands are unsigned



13

Floating Point Standard

- Defined by IEEE Std 754-1985
 - latest version IEEE 754-2008
- Developed in response to divergence(差异)
 of representations
 - Portability issues for scientific code
- Now almost universally adopted
- Several representations, most importantly:
 - Single precision (32-bit)
 - Double precision (64-bit)

Floating Point

- Representation for non-integral numbers
 - Including very small and very large numbers
- Like scientific notation

In binary

$$= \pm 1.xxxxxxxx_2 \times 2$$

Types float and double in C



14

IEEE Floating-Point Format

single: 8 bits single: 23 bits double: 11 bits double: 52 bits

S Exponent Fraction

$$x = (-1)^S \times (1.Fraction) \times 2^{(Exponent-Bias)}$$

- S: sign bit $(0 \Rightarrow \text{non-negative}, 1 \Rightarrow \text{negative})$
- Normalize significand: 1.0 ≤ |significand| < 2.0
 - Always has a leading pre-binary-point 1 bit, so no need to represent it explicitly (hidden bit)
 - Significand is Fraction with the "1." restored
- Exponent: excess representation(移码/余码表示): actual exponent + Bias
 - Ensures exponent is unsignedSingle: Bias = 127; Double: Bias = 1023





Single-Precision Range

- Exponents 00000000 and 11111111 reserved
- Smallest value
 - Exponent(指数,幂): 00000001 ⇒ actual exponent = 1 – 127 = –126
 - Fraction(小数): 000...00 ⇒ significand(有效位数) = 1.0
 - $\pm 1.0 \times 2^{-126} \approx \pm 1.2 \times 10^{-38}$
- Largest value
 - exponent: 11111110⇒ actual exponent = 254 127 = +127
 - Fraction: 111...11 ⇒ significand ≈ 2.0
 - $\pm 2.0 \times 2^{+127} \approx \pm 3.4 \times 10^{+38}$

₹ M<

17

Floating-Point Precision

- Relative precision
 - all fraction bits are significant(有效)
 - Implicit(隐含) 1 is significant
 - Single: approx 2⁻²⁴
 - Equivalent to 24 × log₁₀2 ≈ 24 × 0.3 ≈ 7 decimal digits of precision
 - Double: approx 2⁻⁵³
 - Equivalent to 53 × log₁₀2 ≈ 53 × 0.3 ≈ 16 decimal digits of precision

Double-Precision Range

- Exponents 0000...00 and 1111...11 reserved
- Smallest value
 - Exponent: 0000000001⇒ actual exponent = 1 1023 = –1022
 - Fraction: $000...00 \Rightarrow \text{significand} = 1.0$
 - $= \pm 1.0 \times 2^{-1022} \approx \pm 2.2 \times 10^{-308}$
- Largest value
 - Exponent: 1111111110 ⇒ actual exponent = 2046 – 1023 = +1023
 - Fraction: 111...11 ⇒ significand ≈ 2.0
 - $\pm 2.0 \times 2^{+1023} \approx \pm 1.8 \times 10^{+308}$



18

Floating-Point Example

Represent –0.75 in IEEE 754 single and double precision

$$-0.75 = (-1)^1 \times 1.1_2 \times 2^{-1}$$

$$S = 1$$

• Fraction =
$$1000...00_2$$

- Single: 10111111101000...00 0xBF400000
- Double: 10111111111101000...00

0xBFE80000000000000

Floating-Point Example

- What number is represented by the single precision float (IEEE 754) 0xC0A00000
 - 11000000101000...00
 - = S = 1
 - Fraction = $01000...00_2$
 - **Exponent = 10000001_2 = 129**
- $x = (-1)^{1} \times (1.01_{2}) \times 2^{(129-127)}$ $= (-1) \times 1.25 \times 2^{2}$ = -5.0



21

Infinities(无穷数) and NaNs(无效数)

- Exponent = 111...1, Fraction = 000...0
 - ±Infinity
 - Can be used in subsequent(随后的) calculations, avoiding need for overflow check
- Exponent = 111...1, Fraction ≠ 000...0
 - Not-a-Number (NaN)
 - Indicates illegal or undefined resulte.g., 0.0 / 0.0
 - Can be used in subsequent calculations

Denormal(非规格化) Numbers

Exponent = $000...0 \Rightarrow$ hidden bit is 0

$$x = (-1)^S \times (0.Fraction) \times 2^{-Bias}$$

- Smaller than normal numbers
 - allow for gradual(逐步的) underflow(下溢), with diminishing(減少) precision
- Denormal with fraction = 000...0

$$x = (-1)^{S} \times (0.0) \times 2^{-Bias} = \pm 0.0$$
Two representations of 0.0!



22

Homework-3 20220317

- Assume 185 and 122 are signed 8-bit decimal integers stored in sign-magnitude (原码,有符号数) format. Calculate 185 122. Is there overflow, underflow, or neither?
- Write down the binary representation of the decimal number 63.25 assuming the IEEE 754 single precision format.

FP Instructions in LEGv8

- Separate FP registers
 - 32 x 32-bits single-precision: S0, ..., S31
 - 32 x 64-bits double-precision: D0, ..., D31
 - Sn stored in the lower 32 bits of Dn
- FP instructions operate only on FP registers
 - Programs generally don't do integer ops on FP data, or vice versa
 - More registers with minimal code-size impact
- FP load and store instructions
 - LDURS, LDURD
 - STURS, STURD

25

FP Example: °F to °C

C code:

```
float f2c (float fahr) {
  return ((5.0/9.0)*(fahr - 32.0));
}
```

- fahr in S0, result in S0, literals in global memory space with offset from X27 (const5, const9, const32).
- Compiled LEGv8 code:

f2c:
LDURS S16, [X27, const5]
LDURS S17, [X27, const9]
FDIVS S18, S16, S17
LDURS S19, [X27, const32]
FSUBS S20, S0, S19
FMULS S0, S18, S20
BR LR

ARM Call Convention: D0-D7: Arguments / Results D8-D15: Saved by callee D16-D31: Temporaries

FP Instructions in LEGv8

- Single-precision arithmetic
 - FADDS, FSUBS, FMULS, FDIVSe.g., FADDS S2, S4, S6
- Double-precision arithmetic
 - FADDD, FSUBD, FMULD, FDIVDe.g., FADDD D2, D4, D6
- Single- and double-precision comparison
 - FCMPS, FCMPD
 - Sets or clears FP condition-code bits
- Branch on FP condition code true or falseB.cond

26

FP Example: Matrix Multiplication

```
X = X + Y \times Z
```

- All 32 × 32 matrices, 64-bit double-precision elements
- C code:

Addresses of x, y, z in X0, X1, X2, and i, j, k in X9, X10, X11



28

FP Example: Matrix Multiplication

```
LEGv8 code:
     ADDI X12, XZR, #32
           X9, XZR
           X10, XZR
L1:
     MOV
L2:
           X11, XZR
     MOV
     LSL X13, X9, #5
           X14, X13, X10
     ADD
     LSL X15, X14, #3
     ADD
           x16, x0, x15
     LDURD D8, [X16, #0]
     LSL X13, X9, #5
      ADD
           X14, X13, X11
           X15, X14, #3
     LSL
           X17, X1, X15
      ADD
     LDURD D9, [X17, #0]
```

```
x13, x11, #5
     X14, X13, X11
ADD
     X15, X14, #3
     X17, X2, X15
LDURD D10, [X17, #0]
FMULD D11, D9, D10
FADDD D8, D8, D11
ADDI X11, X11, #1
     X11, X12
B.LT L3
STURD D8, [X16, #0]
    X10, X10, #1
     X10, X12
B.LT L2
ADDI X9, X9, #1
     x9, x12
    L1
     LR
```

Chapter 3 — Arithmetic for Computers — 3

29

Subword Parallellism

- Graphics and audio applications can take advantage of performing simultaneous operations on short vectors
 - Example: 128-bit adder:
 - Sixteen 8-bit adds
 - Eight 16-bit adds
 - Four 32-bit adds
- Also called data-level parallelism, vector parallelism, or Single Instruction, Multiple Data (SIMD)

Accurate Arithmetic

- IEEE Std 754 specifies additional rounding control
 - Extra bits of precision (Guard bit(保留位)、 Round bit(近似位) 和Sticky bit (粘滞位))
 - Choice of rounding modes
 - Allows programmer to fine-tune numerical behavior of a computation
- Not all FP units implement all options(选项)
 - Most programming languages and FP libraries just use defaults
- Trade-off between hardware complexity, performance, and market requirements



Chapter 3 — Arithmetic for Computers — 30

x86 FP Architecture

- Originally based on 8087 FP coprocessor
 - 8 × 80-bit extended-precision registers
 - Used as a push-down stack
 - Registers indexed from TOS(top-of-stack): ST(0), ST(1), ...
- FP values are 32-bit or 64 in memory
 - Converted on load/store of memory operand
 - Integer operands can also be converted on load/store
- Very difficult to generate and optimize code
 - Result: poor FP performance



x86 FP Instructions

Data transfer	Arithmetic	Compare	Transcendental
FILD mem/ST(i) FISTP mem/ST(i) FLDPI FLD1 FLDZ	FIADDP mem/ST(i) FISUBRP mem/ST(i) FIMULP mem/ST(i) FIDIVRP mem/ST(i) FSQRT FABS FRNDINT	FICOMP FIUCOMP FSTSW AX/mem	FPATAN F2XMI FCOS FPTAN FPREM FPSIN FYL2X

- Optional variations
 - I: integer operand
 - P: pop operand from stack
 - R: reverse operand order
 - But not all combinations allowed

<u></u> M<

Chapter 3 — Arithmetic for Computers — 33

Right Shift and Division

- Left shift by i places multiplies an integer by 2i
- Right shift divides by 2ⁱ?
 - Only for unsigned integers
- For signed integers
 - Arithmetic right shift: replicate the sign bit
 - e.g., -5 / 4
 - 11111011₂ >> 2 = 11111110₂ = -2
 - Rounds toward —∞
 - \bullet c.f. 11111011₂ >>> 2 = 001111110₂ = +62

Streaming SIMD Extension 2 (SSE2)

- Adds 4 × 128-bit registers
 - Extended to 8 registers in AMD64/EM64T
- Can be used for multiple FP operands
 - 2 × 64-bit double precision
 - 4 × 32-bit **double** precision
 - Instructions operate on them simultaneously
 - Single-Instruction Multiple-Data



Chapter 3 — Arithmetic for Computers — 34

Who Cares About FP Accuracy?

- Important for scientific code
 - But for everyday consumer use?
 - "My bank balance is out by 0.0002 Yuan!" ⊗
- The Intel Pentium FDIV bug
 - The market expects accuracy
 - See Colwell, The Pentium Chronicles



早期的 60-100MHz Pentium 版本在浮点运算单元有一个问题,在极少数情况下,会导致除法运算的精确度降低。这个缺陷於 1994年 被发现,变成如今广为人知的 Pentium FDIV bug,同时这一事件导致 Intel 陷入巨大的窘态,建立召回计画来回收有问题的处理器。

Concluding Remarks

- Bits have no inherent(固有的) meaning
 - Interpretation(解释, 演绎) depends on the instructions applied
- Computer representations of numbers
 - Finite range and precision
 - Need to account for this in programs





- ISAs support arithmetic
 - Signed and unsigned integers
 - Floating-point approximation to reals
- Bounded range and precision
 - Operations can overflow and underflow



37

