
Architetture dei Sistemi di Elaborazione O2GOLOV	Delivery date: 16th November 2023			
Laboratory 4	 Expected delivery of lab_4.zip must include: each configuration of the custom architecture (riscv_o3_custom.py) that you modify. This document with all the field compiled and in PDF form. 			

Introduction and Background



In this laboratory, you will be able to configure an OoO CPU by using a script called riscv_o3_custom.py. In a few words, the script configures an <u>Out-of-Order (O3) processor</u> based on the *DerivO3CPU*, a superscalar processor with a reduced number of features.

Pipeline

The processor pipeline stages can be summarized as:

- **Fetch stage:** instructions are fetched from the instruction cache. The fetchWidth parameter sets the number of fetched instructions. This stage does branch prediction and branch target prediction.
- **Decode stage:** This stage decodes instructions and handles the execution of unconditional branches. The decodeWidth parameter sets the maximum number of instructions processed per clock cycle.
- Rename stage: As suggested by the name, registers are renamed, and the instruction is pushed to the IEW (Issue/Execute/Write Back) stage. It checks that the *Instruction Queue* (IQ)/Load and Store Queue (LSQ) can hold the new instruction. The maximum number of instructions processed per clock cycle is set by the renameWidth parameter.




Figure 1: Understanding configurable OoO CPU parameters.

- **Dispatch stage**: instructions whose renamed operands are available are dispatched to functional units (FU). For loads and stores, they are dispatched to the Load/Store Queue (LSQ). The maximum number of instructions processed per clock cycle is set by the dispatchWidth parameter.
- **Issue stage**: The simulated processor has a single instruction queue from which all instructions are issued. Ordinarily, <u>instructions are taken in-order from this queue</u>. An instruction is issued if it does not have any dependency.
- Execute stage: the functional unit (FU) processes their instruction. Each functional unit can be configured with a different latency. Conditional branch mispredictions are identified here. The maximum number of instructions processed per clock cycle depends on the different functional units configured and their latencies.
- Writeback stage: it sends the result of the instruction to the reorder buffer (ROB). The maximum number of instructions processed per clock cycle is set by the wbWidth parameter.
- Commit stage: it processes the reorder buffer, freeing up reorder buffer entries. The maximum number of instructions processed per clock cycle is set by the commitWidth parameter. Commit is done in order.

In the event of a **branch misprediction**, trap, or other speculative execution event, "squashing" can occur at all stages of this pipeline. When a pending instruction is squashed, it is removed from the instruction queues, reorder buffers, requests to the instruction cache, etc.




Figure 2: Example of a branch **misprediction** (transparent rows)

Pipeline Resources

Additionally, it has the following structures:

- Branch predictor (BP)
 - o Allows for selection between several branch predictors, including a local predictor, a global predictor, and a tournament predictor. Also has a branch target buffer (BTB) and a return address stack (RAS).
- Reorder buffer (ROB)
 - Holds instructions that have reached the back end. Handles squashing instructions and keep instructions in program order.
- Instruction queue (IQ)
 - Handles dependencies between instructions and scheduling ready instructions. Uses the **memory dependence predictor** to tell when memory operations are ready.
- Load-store queue (LSQ)
 - Holds loads and stores that have reached the back end. It hooks up to the d-cache and initiates accesses to the memory system once memory operations have been issued and executed. Also handles forwarding from stores to loads, replaying memory operations if the memory system is blocked, and detecting memory ordering violations.
- Functional units (FU)
 - o Provides timing for instruction execution. Used to determine the latency of an instruction executing, as well as what instructions can issue each cycle.
 - Floating point units, floating point registers, and respective instructions are supported.

560: s561 (t0: r160): 0x00010106: fmv_w_x fa5, zero	F	Dc	Rn	1	Is	1	2	3	Cm	1	
561: s562 (t0: r161): 0x0001010a: c_addi16sp sp, -64	F	Dc	Rn	1	Is	Cm	1	2	3	4	
562: s563 (t0: r162): 0x0001010c: c_fsdsp fs0, 8(sp)	F	1	Dc	Rn	1	Is	Mc	1	2	3	4
563: s564 (t0: r163): 0x0001010e: c_fsdsp fs1, 0(sp)	F	1	Dc	Rn	1	2	3	Is	Mc	1	2

Figure 3: Pipeline example of FP instructions and FP registers

Laboratory: hands-on

All the needed resources are at a GitHub repository:

https://github.com/cad-polito-it/ase_riscv_gem5_sim

To create your simulation environment: For HTTPS clone:

~/my gem5Dir\$ git clone https://github.com/cad-polito-it/ase riscv gem5 sim.git

For SSH:

~/my gem5Dir\$ git clone git@github.com:cad-polito-it/ase riscv gem5 sim.git

The environment is configured to be executed on the **LABINF MACHINES**.

Follow the HOWTO instructions available on the GitHub Repository for simulating a program.

Exercise 1:

Simulate the benchmark $my_c_benchmark$ (main.c) by using the gem5 simulator to obtain the trace.out file. Then, you can visualize the pipeline (i.e., load the trace.out file on Konata).

Based on the CPU architecture described in riscv_o3_custom.py, visualize the Konata's pipeline to find out the conditions:

- 1. Out-of-order execution (issue), in-order commit (commit)
- 2. Two commits in the same clock cycle
- 3. Flush of the pipeline.

For every condition, fill the following tables.

Condition	Out-of-order execution, in-order commit				
Screenshot	314: s385 (t0: r165): 0x0000002c0: addiw a5, a5, 0 F Dc Rn 1 Ds Is Cm 1				
from Konata	315: s386 (t0: r166): 0x0000002c4: auipc a4, 65 F Dc Rn 1 Is Cm 1 2				
Explain the	This happens because the first instruction has a data dependency with the				
reason behind	predecessor.				
the condition	While in the dispatch stage , the next instruction gets issued.				
Then the instruction gets issued while the next is in the commit stage.					
	Eventually, the two instructions finish the commit stage in order				

Briefly explain the advantages of the OoO execution in a CPU	This allows a better optimization of the CPU time due to a better parallelization of the instructions execution
Condition	Two or more commits in the same clock cycle
Screenshot from Konata	116: s187 (t0: r81): 0x00000380: slli a5, a5, 3 F Dc Rn 1 Is Cm 1 117: s188 (t0: r82): 0x00000384: addi a4, s0, -16 F Dc Rn 1 Is Cm 1
Explain the reason behind the condition	These 2 instructions use different operands and there's no conflict(such as data hazards) thus it's possible to have 2 commits in the same clock cycle
Briefly explain the Commit functioning	It's the stage where the instruction is actually finalized. It's done by reordering the ROB and committing the instruction in order as they appear in the program.
Condition	Flush of the pipeline
Screenshot from Konata	4: s75 (t0: r4): 0x000000424: bge a5, a4, -608 3 24 25 26 27 28 29 30 31 Ds Is Cm 1 2 5: s76 (t0: r5): 0x000000428: addi a1, zero, 1 2 23 24 25 26 27 28 29 30 31 32 33 Is 6: s77 (t0: r6): 0x00000042c: addi a0, zero, 1 2 23 24 25 26 27 28 29 30 31 32 33 Is 7: s78 (t0: r7): 0x000000430: jal ra, -852 3 24 25 26 27 28 29 30 31 32 33 Dc Rn
Explain the reason behind the condition	This is due to a misprediction branch. This causes the pipeline to flush so that it can be filled later on with the correct instructions.

Exercise 2:

Given your benchmark (main.c in $my_c_benchmark$), optimize the CPU architecture (i.e., modify the $riscv_o3_custom.py$ file) and write down the improvements in terms of CPI and speedup.

o To optimize the CPU architecture, open the configuration file of the CPU (i.e., the riscv_o3_custom.py), and tune specific hardware-related parameters.

You have to change specific values in **one or more** stages of the pipeline:

o #-FETCH STAGE

- Tune parameters such as the fetchWidht, fetchBuffersize and so on, and see the effects on your system.
- o # DECODE STAGE
- o # RENAME STAGE
 - Try changing some values, but don't touch the "Phys" ones.
- o # DISPATCH/ISSUE STAGE
- o # EXECUTE STAGE
 - Here you can optimize the Functional units of your CPU like the INT ALU, the FP ALU, the FP Multiplier/Divider and so on.
 - Tune the number of units (count) that you have in the system, as well as their latency (opLat) to see how this affects the execution of your program.
- o You can create a different branch predictor. They are defined in create_predictor.py)
- o You can also try to change the parameters of the L1 Cache. Look for the "class L1Cache" in the riscv_o3_custom.py file. The L1 cache, also referred to as the primary cache, is the smallest and fastest level of memory. It is located directly on the processor, and it is used to store frequently accessed data by the CPU. In this way, the CPU saves time with respect to the normal access to the main memory.

<u>HINT:</u> To implement the best hardware optimization, and understand how to change the parameters, the best option consists in analysing the *stats.txt* file (in ase_riscv_gem5_sim/results/my_c_benchmark).

Find information regarding the workload profiling. In other words, look for lines such as "system.cpu.commitStats0.committedInstType::IntAlu", and the following ones to understand which kind of instructions are executed the most. In this way, you can target a specific functional unit and modify its specifications.

Fill the following Tables with the CPI that you obtain with the old and the new architectures. Compute also the equivalent speedup that you obtain.

HINT: You can get the CPI and other useful information from the stats.txt file.

Parameters	Configuration 1	Configuration 2	Configuration 4	Configuration 5
First changed paramenter	the_cpu.fetch Width = 10	opLat = 1 for IntAlu,IntMultDiv FP_ALU and FP_MultDiv	tag_latency=1 (L1Cache)	the_cpu.issueWi dth=10
Second changed paramenter	the_cpu.decod eWidth = 10	opLat = 1 for IntAlu,IntMultDiv FP_ALU and FP_MultDiv	data_latency=1 (L1Cache)	opLat=1 for FloatAdd
Third changed paramenter	the_cpu.dispat chWidth= 10	opLat = 1 for IntAlu,IntMultDiv FP_ALU and FP_MultDiv	response_latenc y=1 (L1Cache)	count=10 for IntAlu

	Configuration 1	Configuration 2	Configuration 4	Configuration 5
CPI	2.011729	2.165835	1.995633	2.227976
Speedup (wrt	1.11	1.03	1.12	1.0002
Original CPI)				

Which is the best optimization in terms of CPI and speedup, why?

Your answer:
The Configuration 4 is the best, since the latency of the cache is taken to the minimum(1). This is because the program contains several Memory Access operations and by improving the cache, also the performance of the program improves.