```
1
    `timescale 1ns/1ps
     `define mydelay 1
 2
 3
    //-----
 4
 5
    // mips.v
 6
    // David Harris@hmc.edu and Sarah Harris@hmc.edu 23 October 2005
 7
    // Single-cycle MIPS processor
 8
 9
10
    // single-cycle MIPS processor
11
    module mips(input clk, reset,
12
               output [31:0] pc,
13
                input [31:0] instr,
14
               output memwrite,
15
                output [31:0] memaddr,
16
                output [31:0] memwritedata,
17
                input [31:0] memreaddata);
18
19
     wire
                signext, shiftl16, memtoreg, branch;
20
     wire
                pcsrc, zero;
     wire
21
                alusrc, regdst, regwrite, jump;
22
     wire [2:0] alucontrol;
23
     // Instantiate Controller
24
     controller c(
25
26
       .op (instr[31:26]),
         .runct (instr[5:0]),
.zero (zero)
27
         .funct
28
          .signext (signext),
29
          .shiftl16 (shiftl16),
30
          .memtoreg (memtoreg),
31
32
         .memwrite (memwrite),
33
         .pcsrc (pcsrc),
34
         .alusrc (alusrc),
.regdst (regdst),
35
36
          .regwrite (regwrite),
                    (jump),
37
          .jump
38
          .alucontrol (alucontrol));
39
    // Instantiate Datapath
40
41
     datapath dp(
      .clk (clk),
.reset (reset),
.signext (signext),
.shiftl16 (shiftl16),
42
43
44
45
46
      .memtoreg (memtoreg),
      .pcsrc (pcsrc),
.alusrc (alusrc),
.regdst (regdst),
47
48
49
       .regwrite (regwrite),
.jump (jump),
50
51
52
        .alucontrol (alucontrol),
53
        .zero (zero),
        .pc
54
55
56
57
        .writedata (memwritedata),
        .readdata (memreaddata));
58
59
60
    endmodule
61
62
    module controller(input [5:0] op, funct,
63
                     input zero,
64
                      output
                                signext,
65
                      output
                                shiftl16,
66
                                memtoreg, memwrite,
                      output
```

Revision: MIPS\_System

```
67
                                     pcsrc, alusrc,
                        output
 68
                                     regdst, regwrite,
                        output
 69
                                      jump,
                        output
 70
                        output [2:0] alucontrol);
 71
 72
        wire [1:0] aluop;
 73
        wire
                  branch;
 74
 75
        maindec md(
 76
         .op
                    (op),
 77
         .signext (signext),
 78
         .shiftl16 (shiftl16),
 79
         .memtoreg (memtoreg),
 80
         .memwrite (memwrite),
 81
          .branch (branch),
 82
          .alusrc
                    (alusrc),
 83
          .regdst (regdst),
 84
         .regwrite (regwrite),
 85
          .jump
                   (jump),
 86
          .aluop
                    (aluop));
 87
 88
        aludec ad(
 89
          .funct
                      (funct),
 90
          .aluop
                       (aluop),
 91
          .alucontrol (alucontrol));
 92
 93
        assign pcsrc = branch & zero;
 94
 95
      endmodule
 96
 97
 98
      module maindec(input [5:0] op,
 99
                     output signext,
100
                     output
                                 shiftl16,
101
                                 memtoreg, memwrite,
                     output
102
                                 branch, alusrc,
                     output
103
                                  regdst, regwrite,
                     output
104
                     output
                                   jump,
105
                     output [1:0] aluop);
106
107
        reg [10:0] controls;
108
109
        assign {signext, shiftl16, regwrite, regdst, alusrc, branch, memwrite,
110
                memtoreg, jump, aluop} = controls;
111
112
        always @(*)
113
          case (op)
            6'b000000: controls <= #`mydelay 11'b00110000011; // Rtype
114
115
            6'b100011: controls <= #`mydelay 11'b10101001000; // LW
116
            6'b101011: controls <= #`mydelay 11'b10001010000; // SW
117
            6'b000100: controls <= #`mydelay 11'b10000100001; // BEQ
            6'b001000,
118
            6'b001001: controls <= #`mydelay 11'b10101000000; // ADDI, ADDIU: only difference
119
      is exception
120
            6'b001101: controls <= #`mydelay 11'b00101000010; // ORI
            6'b001111: controls <= #`mydelay 11'b01101000000; // LUI
121
122
            6'b000010: controls <= #`mydelay 11'b0000000100; // J
123
            default: controls <= #`mydelay 11'bxxxxxxxxxxx; // ???</pre>
124
          endcase
125
126
      endmodule
127
128
      module aludec(input
                              [5:0] funct,
129
                    input
                              [1:0] aluop,
130
                    output reg [2:0] alucontrol);
131
```

```
Date: November 11, 2018
                                                                                    Project: MIPS_System
                                                mips.v
 132
          always @(*)
 133
            case(aluop)
              2'b00: alucontrol <= #`mydelay 3'b010; // add</pre>
 134
 135
              2'b01: alucontrol <= #`mydelay 3'b110;</pre>
                                                      // sub
 136
              2'b10: alucontrol <= #`mydelay 3'b001;</pre>
                                                      // or
 137
                                            // RTYPE
              default: case(funct)
 138
                  6'b100000,
                  6'b100001: alucontrol <= #`mydelay 3'b010; // ADD, ADDU: only difference is
 139
        exception
 140
                  6'b100010,
 141
                  6'b100011: alucontrol <= #`mydelay 3'b110; // SUB, SUBU: only difference is
        exception
                  6'b100100: alucontrol <= #`mydelay 3'b000; // AND
 142
 143
                  6'b100101: alucontrol <= #`mydelay 3'b001; // OR
 144
                  6'b101010: alucontrol <= #`mydelay 3'b111; // SLT</pre>
                  default: alucontrol <= #`mydelay 3'bxxx; // ???</pre>
 145
 146
                endcase
 147
            endcase
 148
 149
        endmodule
 150
 151
       module datapath(input
                                      clk, reset,
 152
                        input
                                      signext,
 153
                        input
                                      shiftl16,
 154
                        input
                                     memtoreg, pcsrc,
 155
                        input
                                     alusrc, regdst,
 156
                        input
                                     regwrite, jump,
 157
                        input [2:0] alucontrol,
 158
                        output
                                      zero,
 159
                        output [31:0] pc,
 160
                        input [31:0] instr,
 161
                        output [31:0] aluout, writedata,
 162
                        input [31:0] readdata);
 163
 164
         wire [4:0] writereq;
 165
         wire [31:0] pcnext, pcnextbr, pcplus4, pcbranch;
 166
         wire [31:0] signimm, signimmsh, shiftedimm;
         wire [31:0] srca, srcb;
 167
 168
         wire [31:0] result;
 169
         wire
                      shift;
 170
 171
         // next PC logic
 172
          flopr #(32) pcreg(
 173
                   (clk),
            .clk
            .reset (reset),
 174
 175
            .d
                   (pcnext),
 176
                   (pc));
           .q
 177
 178
          adder pcadd1(
 179
           .a (pc),
 180
            .b (32'b100),
 181
            .y (pcplus4));
 182
 183
          sl2 immsh(
 184
           .a (signimm),
 185
            .y (signimmsh));
 186
 187
          adder pcadd2(
 188
           .a (pcplus4),
 189
            .b (signimmsh),
 190
           .y (pcbranch));
 191
 192
        mux2 # (32) pcbrmux(
 193
           .d0 (pcplus4),
 194
            .dl (pcbranch),
 195
                 (pcsrc),
            .S
```

196

```
(pcnextbr));
         • y
197
198
       mux2 # (32) pcmux(
199
         .d0
               (pcnextbr),
         .d1
200
               ({pcplus4[31:28], instr[25:0], 2'b00}),
201
         . S
               (jump),
202
               (pcnext));
         • y
203
       // register file logic
204
205
       regfile rf(
206
         .clk (clk),
207
         .we
                 (regwrite),
208
         .ra1
                 (instr[25:21]),
209
                 (instr[20:16]),
         .ra2
210
         .wa
                  (writereg),
211
                  (result),
         .wd
212
         .rd1
                 (srca),
         .rd2
213
                 (writedata));
214
215
      mux2 # (5) wrmux(
216
         .d0 (instr[20:16]),
217
         .d1 (instr[15:11]),
218
         . s
              (regdst),
219
         • y
              (writereg));
220
221
      mux2 # (32) resmux(
222
        .d0 (aluout),
223
         .dl (readdata),
224
         .s (memtoreg),
225
         .y (result));
226
227
       sign_zero_ext sze(
228
         .a (instr[15:0]),
229
         .signext (signext),
230
         .y (signimm[31:0]);
231
232
       shift left 16 sl16(
233
                   (signimm[31:0]),
234
         .shiftl16 (shiftl16),
235
                    (shiftedimm[31:0]));
         • y
236
237
       // ALU logic
238
       mux2 # (32) srcbmux(
239
         .d0 (writedata),
         .d1 (shiftedimm[31:0]),
240
241
         .s (alusrc),
         .y (srcb));
242
243
244
       alu alu(
245
         .a
                  (srca),
246
                  (srcb),
         .b
247
         .alucont (alucontrol),
         .result (aluout),
248
249
                (zero));
         .zero
250
251
     endmodule
252
```