```
//
    //
        LEDG: To turn off, write "0"
    //
 3
                To turn on, write "1"
    //
 4
 5
    // HEX: To turn off, write "1"
 6
    //
                To turn on, write "0"
 7
    //
    //
 8
                 0
              5|_6_|1
    //
 9
10
    //
              4 | ____ | 2
11
    //
12
    //
13
   // BUTTON : Push --> "0"
14
   //
                 Release --> "1"
15
    //
    //
        SW: Down (towards the edge of the board) --> "0"
16
17
    //
            Up --> "1"
18
    //
19
     `timescale 1ns/1ps
20
21
    module MIPS_System(
22
              CLOCK_50,
      input
      input [2:0] BUTTON,
input [9:0] SW,
23
24
25
     output [6:0] HEX3_D,
26
     output [6:0] HEX2 D,
27
     output [6:0] HEX1 D,
28
     output [6:0] HEXO D,
29
      output [9:0] LEDG);
30
31
      wire reset;
32
      wire reset_poweron;
33
     reg reset ff;
34
     wire clk0;
35
     wire locked;
36
      wire [31:0] inst_addr;
37
      wire [31:0] inst;
      wire [31:0] data addr;
38
39
      wire [31:0] write_data;
40
      wire [31:0] read_data_timer;
41
      wire [31:0] read_data_uart;
42
      wire [31:0] read data gpio;
43
      wire [31:0] read data mem;
44
      reg [31:0] read data;
45
      wire
                  cs mem n;
46
      wire
                  cs_timer_n;
47
      wire
                  cs_gpio_n;
48
      wire
                  data we;
49
50
     wire clk90;
51
      wire clk180;
52
      wire data_re;
53
54
       // reset = BUTTON[0]
55
       // if BUTTON[0] is pressed, the reset goes down to "0"
56
       // reset is a low-active signal
57
       assign reset poweron = BUTTON[0];
58
       assign reset = reset_poweron & locked;
59
60
       always @(posedge clk0) reset ff <= reset;</pre>
61
62
       ALTPLL_clkgen pll0(
63
               .inclk0 (CLOCK_50),
64
               .c0
                        (clk0),
65
               .c1
                         (clk90),
66
                         (clk180),
               .c2
```

```
67
                .locked (locked));
 68
 69
 70
       always @(*)
 71
       begin
 72
          if
                   (~cs timer n) read data <= read data timer;
 73
           else if (~cs_gpio_n) read_data <= read_data_gpio;</pre>
 74
                                 read data <= read data mem;
          else
 75
        end
 76
 77
 78
       mips mips cpu (
 79
           .clk
                          (clk0),
 80
            .reset
                          (~reset ff),
 81
                           (inst addr),
            .pc
            .instr
 82
                           (inst),
 83
            .memwrite
                          (data we), // data we: active high
 84
            .memaddr
                          (data addr),
 85
            .memwritedata (write data),
 86
            .memreaddata (read data));
 87
 88
        assign data_re = ~data_we;
 89
 90
        // Port A: Instruction
 91
         // Port B: Data
 92
         ram2port inst data Inst Data Mem (
 93
          .address a (inst addr[12:2]),
 94
           .address b (data addr[12:2]),
           .byteena_b (4'b1111),
 95
 96
            .clock a
                        (clk90),
 97
           .clock b
                        (clk180),
 98
           .data a
                        (),
 99
                       (write data),
           .data b
100
           .enable a (1'b1),
101
           .enable b (~cs mem n),
                        (1'b0),
102
           .wren a
103
                         (data we),
            .wren b
104
            .qa
                         (inst),
105
            .q_b
                         (read data mem));
106
107
108
        Addr Decoder Decoder (
109
           .Addr
                       (data addr),
110
            .CS MEM N
                        (cs mem n) ,
            .CS TC N
111
                         (cs timer n),
112
            .CS_UART_N
                        (),
113
            .CS GPIO N
                        (cs_gpio_n));
114
115
116
        TimerCounter Timer (
117
           .clk (clk0),
                    (~reset_ff),
118
            .reset
119
            .CS N
                    (cs_timer_n),
120
            .RD N
                    (~data re),
121
           .WR N
                     (~data we),
122
                    (data addr[11:0]),
           .Addr
123
           .DataIn (write data),
124
           .DataOut (read_data_timer),
125
            .Intr
                     ());
126
127
128
        GPIO uGPIO (
129
         .clk (clk0),
130
         .reset (~reset ff),
131
          .CS_N (cs_gpio_n),
132
         .RD_N (~data_re),
```

Revision: MIPS_System

```
133
           .WR_N
                   (~data_we),
134
           .Addr (data_addr[11:0]),
          .DataIn (write_data),
135
136
          .DataOut(read_data_gpio),
137
          .Intr
                   (),
138
          .BUTTON (BUTTON[2:1]),
139
           .SW
                   (SW),
          .HEX3 (HEX3_D),
.HEX2 (HEX2_D),
.HEX1 (HEX1_D),
.HEX0 (HEX0_D),
140
141
142
143
144
           .LEDG (LEDG));
145
146
       endmodule
147
```