



Government Engineering College

Sec-28 Gandhinagar

Sem: - 3

Subject: - Digital Fundamental

Subject Code: - 3130704



Government Engineering College

Sec-28 Gandhinagar

Certificate

This is to certify that

Mr./Ms. Prajyoti Jay V. Of class

..... Division A, Enrollment No. D2D25 Has

Satisfactorily completed his/her term work in

..... DF Subject for the term ending in

..... 2022.

Date: -

Contents

1. Institute Vision/Mission.....	4
Vision:.....	4
Mission:.....	4
2. Computer Engineering Department Vision/Mission.....	5
Vision:.....	5
Mission:.....	5
3. Program Educational Outcome (PEO).....	6
4. PSO.....	6
5. POs.....	6
6. Submission Instructions.....	9
7. Assignment Index.....	8
8. Practical Index.....	9
9. Assignment 1.....	10
10. Assignment 2.....	17
11. Assignment 3.....	24
12. Assignment 4.....	29
13. Assignment 5.....	35
14. Practical 1.....	41
15. Practical 2.....	46
16. Practical 3.....	48
17. Practical 4.....	50
18. Practical 5.....	52
19. Practical 6.....	55
20. Practical 7.....	57
21. Practical 8.....	59
22. Practical 9.....	63
23. Practical 10.....	65
24. Practical 11.....	69

Institute Vision/Mission

Vision:

- To be a premier engineering institution, imparting quality education for innovative solutions relevant to society and environment.

Mission:

- To develop human potential to its fullest extent so that intellectual and innovative engineers can emerge in a wide range of professions.
- To advance knowledge and educate students in engineering and other areas of scholarship that will best serve the nation and the world in future.
- To produce quality engineers, entrepreneurs and leaders to meet the present and future needs of society as well as environment.

Computer Engineering Department

Vision/Mission

Vision:

- To be a Premier engineering institution, imparting quality education for innovative solution relevant to Society and environment.

Mission:

- To develop human potential to its fullest extent so that intelligent and innovative engineers can emerge in wide range of professions.
- To advance knowledge and educate students in engineering and other areas of scholarship that will best serve the nation and the world in future.
- To produce quality engineers, entrepreneurs and leaders well as environment.

Program Educational Outcome (PEO)

- To provide students with a strong foundation in the mathematical, scientific and engineering fundamentals necessary to formulate, solve and analyze engineering problems and to prepare them for graduate studies, R&D, consultancy and higher learning.
- To develop an ability to analyze the requirements of the software, understand the technical specifications, design and provide novel engineering solutions and efficient product designs.
- To provide exposure to emerging cutting edge technologies, adequate training & opportunities to work as teams on multidisciplinary projects with effective communication skills and leadership qualities.
- To prepare the students for a successful career and work with values & social concern bridging the digital divide and meeting the requirements of Indian and multinational companies.
- To promote student awareness on the life-long learning and to introduce them to professional ethics and codes of professional practice

PSO

By the completion of Computer Engineering program the student will have following Program specific outcomes.

- Design, develop, test and evaluate computer-based systems by applying standard software engineering practices and strategies in the area of algorithms, web design, data structure, and computer network
- Apply knowledge of ethical principles required to work in a team as well as to lead a team

POs

Engineering Graduates will be able to:

1. **Engineering knowledge:** Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.
2. **Problem analysis:** Identify, formulate, review research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of

mathematics, natural sciences, and engineering sciences.

3. **Design/development of solutions:** Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.
4. **Conduct investigations of complex problems:** Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
5. **Modern tool usage:** Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modelling to complex engineering activities with an understanding of the limitations.
6. **The engineer and society:** Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
7. **Environment and sustainability:** Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.
8. **Ethics:** Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.
9. **Individual and team work:** Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.
10. **Communication:** Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.
11. **Project management and finance:** Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.
12. **Life-long learning:** Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.

8. Practical Index

Sr. No	Assignment	Date	Page No.	Sign
1	Practical 1	13/9/22.	14.	
2	Practical 2	24/9/22	16	
3	Practical 3	4/10/22.	18.	
4	Practical 4	11/10/22.	20	
5	Practical 5	18/10/22.	21	✓
6	Practical 6	15/11/22	24	✓
7	Practical 7	22/11/22	27	
8	Practical 8	6/12/22	29	
9	Practical 9	6/12/22	33	
10	Practical 10	13/12/22	34.	
11	Practical 11	26/12/22.	37.	

Digital Fundamental (3130704)

Course Outcomes (COs)

CO-1	Solve the given problem using fundamental of number system and Boolean algebra.
CO-2	Analyze working of logic families and logic gate and design the simple circuits using various gates for a given problem.
CO-3	Design and implement combinational and sequential logic circuits and Verify its working.
CO-4	Examine the process of analog to digital conversion and Digital to Analog conversion.
CO-5	Implement PLDs for the given logical Problem.

7. Assignment Index

Sr. No	Assignment	Date	Page No.	Sign
1	Assignment 1	30/9/22	1.	
2	Assignment 2	17/10/22	7.	
3	Assignment 3	30/11/22	17	6/11/22
4	Assignment 4	14/12/22	23	
5	Assignment 5	30/12/22	29.	




14.Practical 1

CO2: Analyze working of logic families and logic gates and design the simple circuits using various gates for a given problem.

Module 1

Aim: Getting familiar with Logisim, Study and implement all basic logic gates.
Implement NAND and NOR logic gates as universal gates.

Code:








Brief Explanation & Truth Tables:

In an OR gate, the output of an OR gate attains state 1 if one or more inputs attain state 1.

In the AND gate, the output of an AND gate attains state 1 if and only if all the inputs are in state 1.

In a NOT gate, the output of a NOT gate attains state 1 if and only if the input does not attain state 1.




15. Practical 2

CO3: Design and implement Combinational and Sequential logic circuits and verify its working.

Module 2

Aim: Implement half and full Adders using logic gates.

Code:



Brief Explanation & Truth Tables:

A half-adder circuit consists of two input terminals- namely A and B. Both of these add two input digits (one-bit numbers) and generate the output in the form of a carry and a sum.

Input		Output	
A	B	CARRY	SUM
0	0	0	0
1	1	1	0
0	1	0	1
1	0	0	1

The full adder adds three binary digits. Among all the three, one is the carry that we obtain from the previous addition as C-IN, and the two are inputs A and B. It designates the input carry as the C-OUT and the normal output as S

Input			Output	
A	B	C	SUM	CARRY OUT
0	0	0	0	0
1	1	1	1	1
0	1	1	0	1
1	0	1	0	1
0	0	1	1	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1


16. Practical 3

CO3: Design and implement Combinational and Sequential logic circuits and verify its working.

Module 2

Aim: Implement half and full Subtractors using logic gates.

Code:



Brief Explanation & Truth Tables:

The Half Subtractor is used to subtract only two numbers. To overcome this problem, a full subtractor was designed. The full subtractor is used to subtract three 1-bit numbers A, B, and C, which are minuend, subtrahend, and borrow, respectively.

Half Subtractor Truth Tables:

Inputs		Outputs	
A	B	Diff	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Full Subtractor Truth Table:

Inputs			Outputs	
A	B	Borrow _{in}	Diff	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1


17. Practical 4

CO3: Design and implement Combinational and Sequential logic circuits and verify its working.

Module 2

Aim: Perform Parity Checker

Code:



D_3	D_2	D_1	D_0	Even-parity P	Odd-parity P
0	0	0	0	0	1
0	0	0	1	1	0
0	0	1	0	1	0
0	0	1	1	0	1
0	1	0	0	1	0
0	1	0	1	0	1
0	1	1	0	0	1
0	1	1	1	1	0
1	0	0	0	1	0
1	0	0	1	0	1
1	0	1	0	0	1
1	0	1	1	1	0
1	1	0	0	0	1
1	1	0	1	1	0
1	1	1	0	1	0
1	1	1	1	0	1

18. Practical 5


CO3: Design and implement Combinational and Sequential logic circuits and verify its working.

Module 2

Aim: Study and implement Multiplexer and Demultiplexer.

Code:


4:1 Multiplexer



1:4 Demultiplexer

Practical-5

Aim : Study and implement Multiplexer and Demultiplexer.



Enrolment - D2D25

Date and Time : 12:30 am 29/12/22

Brief Explanation & Truth Tables:

Multiplexer:

A multiplexer is a combinational circuit that has 2^n input lines and a single output line. Simply, the multiplexer is a multi-input and single-output combinational circuit.

INPUTS		Output
S_1	S_0	Y
0	0	A_0
0	1	A_1
1	0	A_2
1	1	A_3

Demultiplexer:

A De-multiplexer is a combinational circuit that has only 1 input line and 2^N output lines. Simply, the multiplexer is a single-input and multi-output combinational circuit.

INPUTS		Output			
S_1	S_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	A
0	1	0	0	A	0
1	0	0	A	0	0
1	1	A	0	0	0

19. Practical 6

CO3: Examine the process of Analog to Digital conversion and Digital to Analog conversion.


Module 2

Aim: Study and configure A to D convertor and D to A convertor.

What is Analog to Digital Converter?

An electronic integrated circuit which transforms a signal from analog (continuous) to digital (discrete) form.

- Analog signals are directly measurable quantities.
- Digital signals only have two states. For digital computer, we refer to binary states, 0 and 1.



Application of Analog to Digital Converter:

ADC are used virtually everywhere where an analog signal has to be processed, stored, or transported in digital form.


- Some examples of ADC usage are digital volt meters, cell phone, thermocouples, and digital oscilloscope.
- Microcontrollers commonly use 8, 10, 12, or 16-bit ADCs, our micro controller uses an 8 or 10-bit ADC

Types of Analog to Converters (ADC):

- Successive Approximation A/D Converter
- Flash A/D Converter
- Delta-Sigma A/D Converter

What is a Digital to Analog Converter?

Digital to analog converting is a process where digital signals that have a few (usually two) defined states are turned into analog signals, which have a theoretically infinite number of states. A Digital to Analog Converter, or DAC, is an electronic device that converts a digital code to an analog signal such as a voltage, current, or electric charge. Signals can easily be stored and transmitted in digital form; a DAC is used for the signal to be recognized by human senses or non-digital systems. Converting a signal from digital to analog can degrade the signal.



Applications for Digital to Analog Converters:

An example can be found in the processing of computer data by a modem into audio-frequency tones transmitted over a telephone line. The circuit that performs this is a digital to analog converter. In music players, digital to analog converters can be used for generation of audio signals from digital information. In TVs and cell phones, digital video signals are converted into analog in order to display colors and shades.

In VoIP applications, the source is first digitized for transmission through an analog to digital converter and is then reconstructed into an analog signal using a DAC at the receiving end.

Types of Digital to Analog Converter (DAC):

- Binary Weighted Resistor D/A Converter Circuit
- Binary ladder or R-2R ladder D/A Converter Circuit
- Segmented DAC
- Delta-Sigma DAC

Analog Signal to Digital Signal Conversion Methods:

1. Sampling:

Sampling is the process of taking amplitude values of the continuous analog signal at discrete time intervals (sampling period T_s).

[Sampling Period $T_s = 1/F_s$ (Sampling Frequency)]

Sampling is performed using a Sample and Hold (S&H) circuit.


2. Quantization:

Quantization involves assigning a numerical value to each sampled amplitude value from a range of possible values covering the entire amplitude range (based on the number of bits).

[Quantization error: Sampled Value - Quantized Value]

3. Coding:

Once the amplitude values have been quantized they are encoded into binary using an Encoder.




20. Practical 7

CO3: Design and implement Combinational and Sequential logic circuits and verify its working.

Module 2

Aim: Study and implement a shifter.



Code:



Brief Explanation & Truth Tables:

Arithmetic Shifter : is the same as a logical shifter, but on right shifts fills the most significant bits with a copy of the old most significant bit (MSB). This is useful for multiplying and dividing signed numbers Arithmetic shift left (ASL) is the same as logical shift left (LSL).

Truth Table:



21. Practical 8


CO3: Design and implement Combinational and Sequential logic circuits and verify its working

Module 3


Aim: Study and implement Flip-flops.

Code:

SR Flip Flop




D Flip Flop



T Flip Flop

Practical-8

Aim : Study and implement Flip-flops.




Enrolment - D2D25

Date and Time : 05:00 pm 22/12/22

JK Flip Flop

Practical-8

Aim : Study and implement Flip-flops.



Enrolment - D2D25

Date and Time : 05:00 pm 29/12/22

Brief Explanation & Truth Tables:

SR Flip Flop

A gated SR latch requires an Enable (EN) input.

Its S and R inputs will control the state of the flip flop only when the EN is high.

When EN is low, the inputs become ineffective and no change of state can take place. **Truth Table**

En	S	R	Q_n	Q_{n+1}	State
1	0	0	0	0	No Change (NC)
1	0	0	1	1	
1	0	1	0	0	Reset
1	0	1	1	0	
1	1	0	0	1	Set
1	1	0	1	1	
1	1	1	0	X	Indeterminate (Invalid)
1	1	1	1	X	
0	X	X	0	0	No Change (NC)
0	X	X	1	1	

D Flip Flop

It differs from the S-R latch in that has only one input in addition to EN.

When D=1, we have S=1 and R=0, causing the latch to SET when ENABLED

When D=0, we have S=0 and R=1, causing the latch to RESET when ENABLED **Truth Table**

Table

En	D	Q_n	Q_{n+1}	State
1	0	0	0	Reset
1	0	1	0	
1	1	0	1	Set
1	1	1	1	
0	X	0	0	No Change (NC)
0	X	1	1	

JK Flip Flop

The JK flip flop is very versatile and also the most widely used.

The functioning of the JK flip flop is identical to that of the SR flip flop, except that it has no invalid state like that of SR flip flop.

Truth Table

En	J	K	Q _n	Q _{n+1}	State
1	0	0	0	0	No Change (NC)
1	0	0	1	1	
1	0	1	0	0	Reset
1	0	1	1	0	
1	1	0	0	1	Set
1	1	0	1	1	
1	1	1	0	1	Toggle
1	1	1	1	0	
0	X	X	0	0	No Change (NC)
0	X	X	1	1	

T Flip Flop

A T flip flop has a single control input, labeled T for toggle.

When T is HIGH the flip flop toggles on every new clock pulse.

When T is LOW the flip flop remains in whatever state it was before. **Truth Table**

Table

En	T	Q _n	Q _{n+1}	State
1	0	0	0	No Change (NC)
1	0	1	1	
1	1	0	1	Toggle
1	1	1	0	
0	X	0	0	No Change (NC)
0	X	1	1	


22. Practical 9

CO3: Design and implement Combinational and Sequential logic circuits and verify its working

Module 3

Aim: Study and Implement Counter

Code:



Brief Explanation & Truth Tables:

Asynchronous Counter

The logic diagram of a 2-bit ripple up counter is shown in figure. The toggle(T) flip-flop are being used. But we can use the JK flip-flop also with J and K connected permanently to logic

External clock is applied to the clock input of flip-flop A and Q A output is applied To the clock input of the next flip-flop.

Synchronous Counter

If the “Clock” pulses are applied to all the flip flop in counter simultaneously, Then such a counters are called synchronous counter.

In this type of counter there is no connection between the output of first FF and clock input of next FF and so on.


23. Practical 10


CO3: Design and implement Combinational and Sequential logic circuits and verify its working

Module 3

Aim: Study and Implement a shift register

Code:





Enroll number : D2D25

Date and time : 05:00pm 22/11/22

Brief Explanation:

A number of FFs connected together such that data may be shifted into and shifted out of them is called a shift register.

Data may be shifted into or out of the register either in serial form or in parallel form.

So, there are four basic types of shift registers:

- serial-in, serial-out
- serial-in, parallel-out
- parallel-in, serial-out
- parallel-in, parallel-out

Data may be rotated left or right. Data may be shifted from left to right or right to left at will, i.e. in a bidirectional way.

Also, data may be shifted in serially (in either way) or in parallel and shifted out serially (in either way) or in parallel.

24. Practical 11

CO3: Design and implement Combinational and Sequential logic circuits and verify its working

Module 3

Aim: Study and Implement K-Map for the given function:(SOP)

$$F = ABC'D + AB'C'D' + AB'CD' + A'B'CD' + A'B'C'D'$$

Code:

Step 1: Finding the number of variables to build the K-map

Number of variables = 4(A,B,C,D)

So 4 variable K-map is to be used

Step 2: Filling cells of K-map for SOP with 1 respective to the min-terms for given equation

		CD	00	01	11	10
		AB	00	01	11	10
AB	00	0	1	3	4	
	01	4	5	7	6	
	11	12	13	15	14	
	10	8	9	11	10	

Step 3: We create rectangular groups that contain total terms in the power of two like 2,4,8 and so on. Try to cover as many elements as we can cover in one group.

		CD	00	01	11	10
		AB	00	01	11	10
AB	00	1	0	1	3	1 4
	01	4	5	7	6	
	11	12	1 13	15	14	
	10	1	8	9	11	1 10

Step 4: With the help of these groups, we find the product terms and sum of them for the SOP form

$$Y = ABC'D + B'D'$$

9. Assignment 1

CO1: Solve the given problem using fundamentals of Number systems and Boolean algebra

Module 1

1. State and explain De Morgan's theorems with truth tables.
2. Simplify Boolean Function: $F = A'B'C + A'BC + AB'$.
3. List & explain logic family.
4. Describe error detecting & correcting code.
5. Differentiate TTL, Schottky TTL, CMOS

[Assignment - I]

Module - I.

Ques 1 :- Solve the given Problem using fundamental of number systems and Boolean Algebra.

(1) State and explain De Morgan's theorem with truth table.

De Morgan suggested two theorem that form a important part of Boolean Algebra.

$$1. \overline{AB} = \overline{A} + \overline{B}$$

The complement of Product is equal to the sum of the complements.

Truth table : A + B = $\overline{A}\overline{B}$

A	B	$\overline{A}\overline{B}$
0	0	1
0	1	0
1	0	0
1	1	0

$$2. \overline{A+B} = \overline{A} \cdot \overline{B}$$

The complement of a sum is equal to the product of the complements.

Truth Table :-

A	B	$\overline{A+B}$	$\overline{A} \cdot \overline{B}$
0	0	1	1
0	1	0	0
1	0	0	0
1	1	0	0

(2) Simplify Boolean function.

$$F = \bar{A}\bar{B}C + \bar{A}BC + A\bar{B}$$

$$= \bar{A}C (\bar{B} + B) + A\bar{B}$$

$$= \bar{A}C + A\bar{B} \quad [\bar{B} + B = 1]$$

$$\boxed{F = \bar{A}C + A\bar{B}}$$

(3) List and explain logic families.

i) Bipolar:

a. Saturated:-

- Registered Transistor Logic [RTL]
- Diode Transistor logic [DTL]
- Direct Coupled Transistor logic [DCTL]
- Integrated Injection Logic [I²L]
- High Threshold logic [HTL]
- Transistor Transistor logic [TTL]

b. Unsaturated:-

- P - channel MOSFET (PMOS)
- n - channel MOSFET (NMOS)
- Complementary MOSFET (CMOS)

- It is a group of compatible ICs with same logic level and supply voltages for performing various logic function. They are fabricated using a specific circuit configuration which is referred as logic family - They are the design of the basic gate of each logic family is same.

Transistor - Transistor logic [TTL].

- It is named for its independence on transistor alone to perform basic logic operation.

Schotky TTL :-

- A Schotky transistor is a combination of a transistor and a Schotky diode that prevents the transistor from saturating by current. It is also called Schotky transistor.

CMOS - Complementary metal oxide Semiconductor.

- It is a type of metal - oxide Semiconductor field effect transistor fabrication process that uses complementary and symmetrical pairs of P-type and n-type MOSFET's for logic functions.

(4) Describe error detecting and correcting code.

- To maintain the data integrity between Transmitter & receiver, extra bit or more than one bit are added in the data. These extra bit allows the detection and sometimes correction of error bit forms the codes which allow only error detection are called error detecting & correcting code.

Parity codes :- Even Parity Code :- odd Parity Code :-

Even Parity Code :-

- The value of even parity bit should be zero, if even parity bit should be zero, if even number of ones present in the binary code, otherwise it should be one, so that even number of ones present in even parity.

Binary code Even parity bit Even Parity Code.

000	0	0000
001	1	0011
010	1	0101
011	0	0110
100	1	1001
101	0	1010
110	0	1100
111	1	1111

Odd Parity code :-

- The value of odd Parity should be zero, if odd number of ones is present in the binary code. Otherwise should be one, so odd number of ones will be present in odd Parity code.

Binary code odd Parity bit odd Parity code

0 0 0	1	0 0 0 1
0 0 1	0	0 0 1 0
0 1 0	0	0 1 0 0
0 1 1	1	0 1 1 1
1 0 0	0	1 0 0 0
1 0 1	1	1 0 1 1
1 1 0	1	1 1 0 1
1 1 1	0	1 1 1 0

Hamming Code:-

- It is useful for both detection and correction of errors present in the received data. This code uses multiple parity bit and we have to place these parity bits at position of powers of 2.

Bit design	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁
Bit location	7	6	5	4	3	2	1
Binary location	111	110	101	100	011	010	001

- Parity P₁ checks bit locations 1, 3, 5, 7 and assigns P₁ according to even or odd Parity.

- Parity P_2 checks bit locations 2, 3, 6, 7 and assigns P_2 according to even or odd Parity.
- Parity P_4 checks bits locations 4, 5, 6, 7 and assign P_4 according to even us odd Parity.

(5) Differentiate TTL, Schottky TTL, CMOS.

Parameter.	CMOS	TTL	Schottky TTL
------------	------	-----	--------------

Device used.	n-channel. P-channel. MOSFET	Tripolar J ^h Transistor.	Schottky Diode
--------------	------------------------------------	--	----------------

V _{IH} (min)	3.5 V.	2 V	2 V.
-----------------------	--------	-----	------

V _{IL} (max)	1.5V	0.8V	0.8V
-----------------------	------	------	------

V _{OH} (min)	4.95V	2.7V	2.7 V
-----------------------	-------	------	-------

V _{OL} (max)	0.005V	0.4V	0.5V
-----------------------	--------	------	------

Power Dissipation 0.1 mw	10mw	17 mw.
--------------------------	------	--------

Per gate.	:
-----------	---

f _{switch}	50	10	50
---------------------	----	----	----

Application.	Portable Instruments where battery supply is used.	Laboratory Instruments.	Voltage clamping application. Present transistor Saturation.
--------------	--	-------------------------	--

6/1/23

10. Assignment 2

CO2: Analyze working of logic families and logic gates and design the simple circuits using various gates for a given problem

Module 2

1. Explain K map.
2. Obtain the simplified expressions in sum of products for the following Boolean Functions:
 - 2.1. $F(x,y,z) = \Sigma (2,3,6,7)$
 - 2.2. $F(A,B,C,D) = \Sigma (4,6,7,15)$
3. Describe adder & subtractor.
4. Explain multiplexer & demultiplexer.
5. Describe parity checker & generator

[Assignment - 2]

Module - 2

(1) Explain k-map.

- The map method gives us a systematic approach for simplicity a. Boolean expression.
- The basis of this method is a graphical chart known as Karnaugh map (k-map).
- It contains boxes called cells. Each of the cell represent one of the 2^n possible products that can be formed from n variables. Thus 2-variable map contains $2^2 = 4$ cells, a 3-variable map contains $2^3 = 8$ cells and so on for fourth.

A 0	<input type="checkbox"/>
1	

1 - Variable map
(2 - cells)

A 0	B 0	0	1
1			

2 - Variable map
(4 - cells)

A 0	B 0	C 00	01	11	10
1					

3 - Variable map
(8 - cells)

(2) Obtain the simplified expressions in sum of product for the following Boolean function.

1. $F(x, y, z) = \Sigma(2, 3, 6, 7)$

x	0	1	2	3	4	5	6	7
y	0	1	1	0	1	0	1	0

$F = y_1 + y_3 + y_6$

2. $f(A, B, C, D) = \Sigma(4, 6, 7, 15)$

AB	00	01	10	11	CD	00	01	10	11	00	01	10	11
					0	0	1	1	0	0	1	1	0
					1	1	0	0	1	1	0	0	1
					2	2	3	3	2	2	3	3	2
					3	3	2	2	3	3	2	2	3
					4	4	5	5	4	4	5	5	4
					5	5	4	4	5	5	4	4	5
					6	6	7	7	6	6	7	7	6
					7	7	6	6	7	7	6	6	7
					8	8	9	9	8	8	9	9	8
					9	9	10	10	9	9	10	10	9
					10	10	11	11	10	10	11	11	10
					11	11	12	12	11	11	12	12	11
					12	12	13	13	12	12	13	13	12
					13	13	14	14	13	13	14	14	13
					14	14	15	15	14	14	15	15	14
					15	15	16	16	15	15	16	16	15
					16	16	17	17	16	16	17	17	16

$F = \bar{A}B\bar{D} + BCD$

(3) Describe adder and subtractor.

& Adder :-

- The logic circuits which performs additions of two bits (sum & carry) is a half adder.
- The logic circuit which performs additions of three bits (two significant bits and its previous carry) is a full adder.


& Half - Adder :-

- Two - binary inputs : augend and addend bits.
- Two - binary outputs : sum and carry.

& Truth Table :-

A	B	Carry	Sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Block Diagram:-



Q Full Adder :-

- Three binary inputs (Augand, added & Previous carry).

- Two binary output : Sum & Carry.

Truth Table:-

Block Diagram:-

A	B	Cin.	Carry.	Sum.
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Q. Subtractor :-

- A Half Subtractor is a combinational circuit that subtracts two - bits and produce their difference.

- A full subtractor is a combinational circuit that subtracts between two bits, taking into account borrow of lower stage.

Q Half Subtractor.

- Two inputs and two outputs which is difference & borrow.

Truth Table : Block Diagram.

A	B	Difference	Borrow			
0	0	0	0	A	Huff.	Difference
0	1	1	1	B	Subtractor	Borrow
1	0	1	0			
1	1	0	0			

A full Subtractor! -

- Three inputs: minuend, subtrahend & borrow in.
- Two outputs: difference & borrow out.

Truth Table : Block diagram.

A	B	Bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

(4) Explain multiplexer & demultiplexer.

* Multiplexer:

- To select single data line from several data input lines & the data from the selected data line should be available on the output. The digital circuit which does this task is a multiplexer.


* 2 : 1 multiplexer:

- D_0 is applied as an input to one AND gate & D_1 is applied as an input to another AND gate.
- Enable input is applied to both gates as one input. Selection line S is connected as second input to second AND gate. An inverted S is in second input to first AND gate.
- Output of both AND gates applied as input to OR gate.

function Table.

E	S	Y
1	0	D_0
1	1	D_1
0	x	0

Block Diagram.



4. Demultiplexer :-

- A Demultiplexer is a circuit that receives information on a single line and transmits this information on one of 2^n possible output lines. The selection of specific output line is controlled by the values of n specification lines.


of 1:4 Demultiplexer :-

- The single input variable D_{in} has a path to all four outputs, but the input information is directed to only one of the output lines depending on the select inputs. Enables input should be high to enable demultiplexer.

Logic Diagram

function Table

$S_1 \quad S_0$



S_1	S_0	D_{in}	y_0	y_1	y_2	y_3
0	0	X	0	0	0	0
0	1	0	0	0	0	0
1	0	0	1	0	0	0
1	1	0	1	1	0	0
1	1	1	1	1	0	0
1	1	1	1	0	0	0
1	1	1	1	0	0	0

(5) Describe Parity checker & generator;

- A Parity bit is used for the purpose of detecting errors during transmission of binary information.
- The circuit that generates the Parity bit in the transmitter is called a Parity generator and the circuit that checks the parity in the receiver is called Parity checker.
- Parity Generator Truth Table for even and odd Parity

A	B	C	odd Parity Bit	Even Parity Bit
0	0	0	1	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	0	1

* Parity checker:-

- The three bits in the message together with the Parity bit are transmitted to their destination, where they are applied to the Parity checker circuit.

- The Parity checker circuits checks for Possible error in the transmission.

- Truth table for even Parity checker.

Decimal Equivalent	P	A	B	C	Parity error check (PEC)
--------------------	---	---	---	---	--------------------------

0	0	0	0	0	0
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	1	1	0
4	0	1	0	0	1
5	0	1	0	1	0
6	0	1	1	0	0
7	0	1	1	1	1
8	1	0	0	0	1
9	1	0	0	1	0
10	1	0	1	0	0
11	1	0	1	1	1
12	1	1	0	0	0
13	1	1	0	1	1
14	1	1	1	0	1
15	1	1	1	1	0

6/1/23

11. Assignment 3

CO3: Design and implement Combinational and Sequential logic circuits and verify its working.

Module 3

1. Differentiate sequential & combination circuits.
2. List & explain flip flops.
3. List & explain registers.
4. Describe ring counter.
5. Describe how to design counters using flip flops.

[Assignment - 3]

Module - 3

(1) Differentiate. Sequential. & combinational circuit.

Combinational
circuit.

Sequential.

- In combinational circuits, the output variables are not only dependent on the present combination of input variables but they also depend upon the past history of these input variables.

- Easy to design.

- Harder to design.

- Parallel adder is a combinational circuit.

- Serial adder is a sequential circuit.

- faster in speed.

- slower than combinational circuit.

(2) List & Explain flip flops.

Flip Flops ~~do~~ are:

- 1) JK flip-flop.
- 2) D flip-flop.
- 3) T flip-flop.
- 4) SR flip-flop.

1. JK flip-flop:

The data input are J & K which are ANDed with \bar{Q} & Q respectively, to obtain S & R inputs.

Truth Table:-	J	K	Q_{n+1}
	0	0	Q_n
	0	1	0
	1	0	1
	1	1	\bar{Q}_n

2. D flip-flop:

Input conditions can be avoided by making them complement of each other this modified SR flip-flop is known as D flip-flop.

Truth table:-	C.P.	D	Q_{n+1}
	↑	0	0
	↑	1	1
	0	x	\bar{Q}_n

3. T flip-flop.

- T flip-flop is also known as "Toggle flip-flop".
- Modification of JK flip-flop.

Truth tabl.

T	Q _{n+1}
0	<u>Q_n</u>
1	Q _n

4. SR flip-flop.

- The circuit is similar to SR latch except enable signal is replaced by the clock pulse (CP) followed by the positive edge detector circuit.
- The edge detector circuit is a differentiator.

Truth Table.

CP	S	R	Q _{n+1}
0	X	X	Q _n
↑	0	0	Hold.
↑	0	1	0
↑	1	0	1
↑	1	1	Invalid.

(3) List & explain registers.

-
- 1) Buffer Register
 - 2) Controlled Buffer Register
 - 3) Shift Register

1. Buffer Registers:-

- Constructor using four flip-flop. This triggered with a common negative edge clock pulse.
- Input bits set up the flip-flop for loading.


2. Controlled Buffer Register:-

- CPU can control input and output of the register by connecting tie-state devices at the input and output sides of register. So this register is called controlled buffer register.
- Tie-state switches are used to control the operation.

3. Shift Registers:-

- The binary information in a register can be moved from stage to stage within the register or into or out of the register upon application of clock pulse.
- This type of bit movement or shifting is essential used. This gives rise to a group of register called 'Shift Register'.

(4) Describe ring counter.



- The Q output of each stage is connected to the D input of the next stage and the output of last stage is fed back to the input of first stage.
- The \overline{CLR} followed by PRE makes the output of first stage to '1' and remaining outputs are zero.
- The first clock pulse produces $Q_0 = 1$ and remaining outputs are zero.
- According to the clock pulse applied at the clock input CP , a sequence of four states is produced.

(5) Describe how to design counter using flip-flops.

1. Determine the number of flip-flops needed.
2. choose the type of flip-flop to be used T or JK. If T flip-flops are used, connect T input of all flip-flops to logic 1. If JK flip-flops are used, connect both J & K inputs of all flip-flop output on each clock transition.
3. Create the truth table for the counter.
4. Derive the logic by K-map simplification.
5. Draw the logic diagram.

12. Assignment 4

CO4: Examine the process of Analog to Digital conversion and Digital to Analog conversion.

Module 4

1. Explain weighted resistor/converter.
2. Explain R-2R Ladder D/A converter.
3. Describe specification of A/D & D/A converter.
4. Explain quantization and encoding.
5. Explain parallel comparator A/D converter.

[Assignment - 4.]

Module - 4


(Q) Explain weighted resistor converter.

- A weighted resistor DAC produces an analog output, which is almost equal to the digital input by using binary weighted resistor in the inverting adder circuit.
- In short, a binary weighted resistor DAC is called as weighted resistor DAC.
- The binary weighted currents derived from a reference voltage V_R via current scaling resistor $2R, 4R, 8R, 16R$.
- for ON switch; $I = \frac{V_R}{R}$ and
for OFF switch; $I = 0$.
- Due to high input independence of op-amp, summing current will flow through R_F com. be given as $I_T = I_1 + I_2 + I_3 + \dots + I_n$.
where $R_F = R_1 V_o$ is given as

$$V_o = -V_R (b_1 2^{-1} + b_2 2^{-2} + b_3 2^{-3} + \dots + b_n 2^{-n})$$

(2) Explain R-2R ladder D/A Converter.

- R-2R ladder D/A Converter uses only two resistor values. This avoids resistance spread drawbacks of binary weighted D/A converter.
- Easier to build accurately as only two precision metal film resistors are required.
- In inverted R/2R ladder DAC, node voltage domain words this avoids any load dependent effects by stray capacitances.



(3) Describe Specification of A/D & D/A converter.

→ Specification of DA converter

1) Resolution:-

- Smallest change that occurs in a analog output as a result of a change in the digital input.

- Y. resolution = Step Size / full Scale × 100%
- full Scale = no. of steps × step size
- Y. resolution = 1 / no. of steps × 100%

2) Accuracy:-

- Specified in terms of full-scale error and linearity error.

3) Settling time.

- The time required for the analog output to settle to within $\frac{1}{2}$ LSB of the final value after a change in the digital input.

4) Monotonicity:-

- This means that the digital output will have no downward steps as the binary input is incremented from 0 to full scale value.

5) Temperature Sensitivity.

- The analog output voltage for any fixed digital input varies with temperature.



Scanned with OKEN Scanner

Q) Specification of A/D Converter.

- 1) Range of input voltage.
 - 2) Input impedance.
 - 3) Accuracy.
 - 4) Conversion time.
 - 5) Format of digital output.
- (4) Explain quantization and encoding.


The process of mapping the sampled analog voltage values to discrete voltage levels, which are then needed because the analog sample values are real numbers that occurs on a continuum.

$$q = \frac{V_{max} - V_{min}}{2^n}, I_{\text{quant}} = \frac{(-I)}{8} = 0.25 \text{ V}$$

- The value of q is more formally called the quantization resolution.

(S) Explain Parallel Comparator A/D converter.

- This circuit is formed of a series of comparators each one comparing the input signal to a unique reference voltage.
- The Comparator outputs connect to the input of a polarity encoder circuit, which then produces binary output.
- To convert the analog input voltage into a digital signal of n -bit output ($2^n - 1$) comparators are required.
- It is the fastest type of ADC because the conversion is performed simultaneously through a set of comparators hence reflected as flash types ADC.
- Construction is simple and easier to design.



13. Assignment 5

C05: Implement PLDs for the given logical problem.

Module 5


1. Explain content addressable memory (CAM).
2. Explain charge de coupled device memory (CCD).
3. Explain classification of memory.
4. Describe semiconductors.
5. Explain Field Programmable Gate Array (FPGA)

[Assignment - 5]

Module - 5

(1) Explain Content addressable memory (CAM).

- The time required to find an object stored in memory can be reduced considerably if objects are selected based on their contents not on their locations. A memory unit accessed by the content is called an associative memory.
- This type of memory is accessed simultaneously and in parallel on the basis of data. Content address that by specific address or location.



(Block diagram of associative memory)

Q.2 Explain charge de coupled device memory (CCD).

A2 Et


→ Charge - coupled device memory (CCD) is a type of dynamic memory in which packets of charge are continuously transferred from one mos device to another.

→ The structure of a mos charge coupled device is quite simple as shown in fig.

- When a high voltage is applied to the metal gate, holes in the p-type capable of accepting a packets of negative electrons.

- It is simple cell structure. It makes it possible to construct large capacity memories at low cost.

→ CCDs are dynamic in nature, they must be periodically refreshed and must be driven by address, complex, and metal act.



(3) Explain classification of memory.

→ Non volatile memory.

i) Read only memory (ROM).

i) mask Programmable ROM.

ii) Programmable ROM.

ii) Read / write Memory (NVRAM).

i) EEPROM.

ii) EEPROM

iii) FLASH.

Volatile Memory

i) Read / write memory (RAM).

a) Random Access.

i) SRAM

ii) DRAM.

b) Non Random Access.

i) FIFO

ii) LIFO


iii) Shift Register.

(4). Describe Semiconductors.

- A Semiconductor is a substance that has specific electrical properties that enable it to serve as a foundation for computers and other electronic devices. It is typically a solid chemical element or compound that is electrically neutral under certain conditions.
- Semiconductors are materials which have a conductivity between conductors and non-conductors or insulators.
- Semiconductors can be pure elements.

(5) Explain field Programmable gate Array (FPGA).

- field Programmable gate Array (FPGA) provide the next generation in the Programmable logic.
- The word array is used to indicate a series of columns and rows of gates that can be programmed by the end user.
- The Programmable logic blocks of FPGA, are called logic blocks or Configurable logic Block (CLBs).



(Basic Architecture of FPGA)

6/1/13