

Project 1: Optimizing the Performance of a Pipelined Processor

519021910095, QianyunGuo, guoqianyun@sjtu.edu.cn
519021910575 , MuchenPan, pmc296289396@sjtu.edu.cn

May 10, 2021

1 Introduction

In this project, our group took a glimpse into the Y86 assembly language. We learned the basic knowledge of the Y86 tools and in Part A we transferred three functions about linked list in `example.c` into Y86 code, which enabled us to get more familiar with the Y86 assembly language. Then in Part B, we added the `iaddl` instruction and the `leave` instruction to Y86's sequential design by modifying the HCL file. Finally, in Part C, we improved and optimized the performance of the pipeline processor.

Our two group members all made contributions into the code of part A and the report. Student Guo Qianyun finished the code of part C while student Pan Muchen finished the code of part B.

2 Experiments

2.1 Part A

2.1.1 Analysis

In this part, we are asked to work in directory `sim/misc` , implementing and simulating three Y86 programs. This part of project is relatively simple and suitable for first learners to get start. When we firstly get in touch with Y86 tools, we are not familiar with this assembly language. But after searching a lot of reference materials and continued attempt, we can finally learn how to write programs with Y86 and implement the three functions successfully.

Difficult point

- Get familiar with Y86 assembly language.
- Understand the meaning of every instructions and the function of every registers we used.

- Understand the process of memory and registers state changing, as well as how variables transmitted.
- Design how to choose the correct element from the stack.

Code technique

- Divide the program into different functional areas with enough and clear label.
- Coding the C language line by line into Y86 assembly language.
- Track on the change of stack, registers and memory to ensure the correctness of fetching a variable.

Before we start, we firstly learned the meaning of all Y86 instructions, which is shown in the bellow Table 1.

Table 1: the meaning of Y86 instructions

instruction	meaning
halt	Termination of instruction execution
nop	A space occupying instruction, not do anything
irmovl	Move an immediate number into a register
rrmovl	Move the data in one register into another register
rmmovl	Move the data in register to memory
mrmmovl	Move the data in memory to register
opl	Operating instruction, like addition and subtract
jxx	Jump instruction, 'xx' is the jump condition
cmovxx	Conditional transfer instruction, only occurs between two registers
call / ret	Invoke function / return
push / pop	Enter the stack / leave the stack

After comprehending the meaning of Y86 instructions, we can decode the given three functions into Y86 programs. Our further analysis about the specific code is in the Code section.

2.1.2 Code

`sum.ys`: Iteratively sum linked list elements

```

1 # 519021910095 QianyunGuo
2 # 519021910575 MuchenPan
3 # In this part we should write a Y86 program that iteratively sums the elements
4 # of a linked list.
5
6 # The code of sum.ys is as bellow. The program includes setting up the stack
7 # structure, invoking functions and then halt. We use register %eax to save the

```

```

8  # sum of linked list elements, register %edi to point to the current element and
9  # register %ecx to temporarily store the read element value. When the main
10 # function is called, we initialize the %edi register and then call function
11 # sum_list.
12
13 # In every cycle in the loop of sum_list, we load the value of elements from
14 # memory according to the %edi register, add the value into %eax register and
15 # then update %edi register. The test part is to determine when to stop loop. If
16 # loop stops, the function returns.
17
18 # Execution begins at address 0
19     .pos 0
20     irmovl stack, %esp      # Set up stack pointer
21     call main               # Execute main program
22     halt                   # Terminate program
23
24 # Sample linked list
25     .align 4
26 ele1:
27     .long 0x00a
28     .long ele2
29 ele2:
30     .long 0x0b0
31     .long ele3
32 ele3:
33     .long 0xc00
34     .long 0
35
36 main:
37     irmovl ele1,%edi
38     call sum_list
39     ret
40
41 # long sum_list(list_ptr ls)
42 # ls in %edi
43 sum_list:
44     xorl    %eax,%eax      # val = 0
45     andl    %edi,%edi      # Set CC
46     jmp     test           # Go to test
47 loop:
48     mrmovl (%edi), %ecx    #get ls
49     addl    %ecx,%eax      #add to sum
50     mrmovl 4(%edi),%edi    #ls next
51     andl    %edi,%edi      #set CC
52 test:
53     jne     loop           #stop when 0
54     ret                   #return
55
56 # Stack starts here and grows to lower addresses
57     .pos 0x400
58 stack:

```

rsum.js: Recursively sum linked list elements

```

1  # 519021910095 QianyunGuo
2  # 519021910575 MuchenPan
3  # In this part we are asked to write a Y86 program that recursively sums the
4  # elements of a linked list.
5
6  # The program also includes setting up the stack structure, invoking functions
7  # and then halt. Similarly, We use register %eax to save the sum of linked list
8  # elements, register %edi to point to the current element and register %ebx to
9  # temporarily store the read element value, and how to fetch the correct element
10 # in stack is the same as the previous sum.js program.
11
12 # Specially, to implement recursion, we call rsum_list in the rsum_list function.

```

```

13 # The key is to use popl and pushl instruction to save callee-saved register %ebx.
14 # Every time in rsum_list function, we need push the read value into stack and
15 # after the current function calling finished, pop the value and add it with the
16 # return value of the called function. The result is the return value of this
17 # function.
18 # The code of rsum.ys is as bellow.
19
20 #Execution begins at address 0
21 .pos 0
22 irmovl stack, %esp      # Set up stack pointer
23 call main               # Execute main program
24 halt                   # Terminate program
25
26 # Sample linked list
27 .align 4
28 ele1:
29     .long 0x00a
30     .long ele2
31 ele2:
32     .long 0x0b0
33     .long ele3
34 ele3:
35     .long 0xc00
36     .long 0
37
38 main:
39     irmovl ele1,%edi
40     call rsum_list
41     ret
42
43 # long rsum_list(list_ptr ls)
44 # ls in %edi
45 rsum_list:
46     xorl %eax,%eax      # Set return value to 0
47     andl %edi,%edi      # Set CC
48     je return           # if 0, return
49     pushl %ebx           # Save callee-saved register
50     mrmovl (%edi),%ebx   # get ls
51     mrmovl 4(%edi),%edi  # next ls
52     call rsum_list
53     addl %ebx,%eax       # add to rsum
54     popl %ebx           # Restore callee-saved register
55 return:
56     ret
57
58 # Stack starts here and grows to lower addresses
59 .pos 0x400
60 stack:

```

copy.ys: Copy a source block to a destination block

```

1 # 519021910095 QianyunGuo
2 # 519021910575 MuchenPan
3 # In this part we are supposed to write a Y86 program that copies a block of
4 # words from on part of memory to another which is not overlapped with the
5 # former part or memory. Meanwhile, compute the checksum (Xor) of all word
6 # copied.
7
8 # The program also includes setting up the stack structure, invoking functions
9 # and then halt. We use register %eax to save the checksum of copied words,
10 # use register %edi and %esi to point to the source block and the destination
11 # block respectively, and register %ebp to temporarily store the read value
12 # from source block.
13
14 # In the loop of copy_block, we fetch word from source block according to
15 # register %edi and store the word into %ebp. Then update the value of %edi to

```

```

16 # next word in source block. Afterwards, we move the value in %ebp to the
17 # destination block in memory according to %esi and then update the %esi to
18 # the next. 'Whats more, we calculate the checksum in the loop as well.
19
20 # It is worth mentioning that Y86 instruction set do not support the direct
21 # calculation between immediate and register. Thus, in program we use irmovl
22 # instruction to save constant into register %ebx and %ecx, then calculate
23 # between two registers.
24
25 # Execution begins at address 0
26 .pos 0
27 irmovl stack, %esp      # Set up stack pointer
28 call main               # Execute main program
29 halt                   # Terminate program
30
31 .align 4
32 # Source block
33 src:
34     .long 0x00a
35     .long 0x0b0
36     .long 0xc00
37
38 # Destination block
39 dest:
40     .long 0x111
41     .long 0x222
42     .long 0x333
43
44 main:
45     irmovl src,%edi
46     irmovl dest,%esi
47     irmovl $3,%edx
48     call copy_block
49     ret
50
51 #long copy_block(long *src, long *dest, long len)
52 # src in %edi, dest in %esi, len in %edx
53 copy_block:
54     irmovl $4,%ebx      # Constant 4
55     irmovl $1,%ecx      # Constant 1
56     xorl   %eax,%eax     # Set result = 0
57     andl   %edx,%edx     # Set CC
58     jmp    test
59 loop:
60     mrmovl (%edi),%ebp   # Get val = *src
61     addl   %ebx,%edi     # src++
62     rmmovl %ebp,(%esi)   # *dst = *src
63     addl   %ebx,%esi     # dst++
64     xorl   %ebp,%eax     # result += val
65     subl   %ecx,%edx     # len--, Set CC
66 test:
67     jne    loop         # Stop when 0
68     ret
69
70 # Stack starts here and grows to lower addresses
71 .pos 0x400
72 stack:

```

2.1.3 Evaluation

- **sum.y** (Figure 1)
Input “./yas sum.y”, we can get the executable file **sum.yo**.
Then input “./yis sum.y” to execute the file and get the results.
The **%eax** register has the correct value **0xcba** which is the sum of the

sample elements.

- **rsum.y**s (Figure 2)
Through the same evaluation process, we can get the execution results.
By recursively sums the elements, the **%eax** register also has the correct value **0xcba**.
- **copy.y**s (Figure 3)
We successfully moved the word **0x00a**, **0x0b0** and **0xc00** in the source block to the 12 contiguous memory locations beginning at address **dest** which previously contains **0x111**, **0x222** and **0x333**, and does not corrupt other memory locations. Also, the checksum in **%eax** is the correct value **0xcba**.

```
gqy@gqy-VirtualBox:~/a/sim/misc$ ./yas sum.y
gqy@gqy-VirtualBox:~/a/sim/misc$ ./yis sum.yo
Stopped in 26 steps at PC = 0xb. Status 'HLT', CC Z=1 S=0 O=0
Changes to registers:
%eax: 0x00000000      0x00000cba
%ecx: 0x00000000      0x00000c00
%esp: 0x00000000      0x00000400

Changes to memory:
0x03f8: 0x00000000      0x0000002f
0x03fc: 0x00000000      0x0000000b
```

Figure 1: Part A **sum.y**s

```
gqy@gqy-VirtualBox:~/a/sim/misc$ ./yas rsum.y
gqy@gqy-VirtualBox:~/a/sim/misc$ ./yis rsum.yo
Stopped in 40 steps at PC = 0xb. Status 'HLT', CC Z=0 S=0 O=0
Changes to registers:
%eax: 0x00000000      0x00000cba
%esp: 0x00000000      0x00000400

Changes to memory:
0x03e0: 0x00000000      0x0000004c
0x03e4: 0x00000000      0x000000b0
0x03e8: 0x00000000      0x0000004c
0x03ec: 0x00000000      0x0000000a
0x03f0: 0x00000000      0x0000004c
0x03f8: 0x00000000      0x0000002f
0x03fc: 0x00000000      0x0000000b
```

Figure 2: Part A **rsum.y**s

```

gqy@gqy-VirtualBox:~/a/sim/misc$ ./yas copy.y
gqy@gqy-VirtualBox:~/a/sim/misc$ ./yis copy.yo
Stopped in 36 steps at PC = 0xb. Status 'HLT', CC Z=1 S=0 O=0
Changes to registers:
%eax: 0x00000000 0x00000cba
%ecx: 0x00000000 0x00000001
%ebx: 0x00000000 0x00000004
%esp: 0x00000000 0x00000400
%ebp: 0x00000000 0x00000c00
%esi: 0x00000000 0x00000024
%edi: 0x00000000 0x00000018
Changes to memory:
0x0018: 0x00000111 0x0000000a
0x001c: 0x00000222 0x000000b0
0x0020: 0x00000333 0x00000c00
0x03f8: 0x00000000 0x0000003b
0x03fc: 0x00000000 0x0000000b

```

Figure 3: Part A `copy.y`

2.2 Part B

2.2.1 Analysis

In part B, we are asked to extend the SEQ processor to support instruction `iaddl` and `leave` by modifying file `seq-full.hcl`. It's important for this task to understand the implementation of HCL file and the data path of the two new instructions.

Difficult point

- Understand the processing logic and the syntax of HCL.
- Design the data path of the `iaddl` instruction and the `leave` instruction.

The function of `iaddl` is to add a constant value to a register. To achieve this, we should firstly use `irmovl` to move the constant value to another register then use `addl` to add the value to the destination register. The format of `iaddl` is as below.

`iaddl C, rB`

$rB = C + rB$

The instruction `leave` writes the value in top of stack register `%ebp` to register `%esp`. The format of it is as bellow.

`movl %ebp, %esp`

`popl %ebp`

We can translate this instruction into:

$\%ebp_new = (\%esp_odd)$

$\%esp_new = \%esp_odd + 4$

The stage division of these two instructions is shown in the Table 2.

Table 2: the stage division of `iaddl` and `leave`

stage	iaddl	leave
fetch	icode: ifun $\leftarrow M_1[PC]$	icode: ifun $\leftarrow M_1[PC]$
	$rA:rB \leftarrow M_1[PC + 1]$	
	$valC \leftarrow M_4[PC + 2]$	
	$valP \leftarrow PC + 6$	$valP \leftarrow PC + 1$
Decode		$valA \leftarrow R[\%ebp]$
	$valB \leftarrow R[rB]$	$valB \leftarrow R[\%ebp]$
Execute	$valE \leftarrow valB + valC$	$valE \leftarrow valB + 4$
	Set CC	
Memory		$valM \leftarrow M_4[valA]$
Write back	$R[rB] \leftarrow valE$	$R[\%esp] \leftarrow valE$
		$R[\%ebp] \leftarrow valM$
PC update	$PC \leftarrow valP$	$PC \leftarrow valP$

Modify the `seq-full.hcl` file

- Firstly, define `ILEAVE` as symbolic representation of leave instruction codes.
- Add `IIADDL` and `ILEAVE` in the choice region `instr_valid` to make them valid.
- Add `IIADDL` in the choice region of `need_regids` since `iaddl` operation involves one register. The leave instruction doesn't need it.
- Add `IIADDL` in the choice region of `need_valC` since `iaddl` operation need constant parameter. The leave instruction doesn't need it.
- When icode is `ILEAVE`, set the `srcA` as `REBP`. For `iaddl`, there is no need to set because the first operand of `iaddl` is not a register.
- When icode is `IIADDL`, set the `srcB` as `rB`. When icode is `ILEAVE`, set the `srcB` as `REBP`.
- When icode is `IIADDL`, set the `dstE` as `rB`. When icode is `ILEAVE` set the `dstE` as `RESP`. Because `iaddl` adds the immediate number into the destination register and leave writes value into register `%esp`.
- When icode is `ILEAVE`, set the `dstM` as `REBP` because we also need to update the value in register `%ebp`. For `IIADDL`, there is no need to set.
- When icode is `IIADDL`, set `aluA` as `valC`. When icode is `ILEAVE`, set `aluA` as 4. It's the first operand of ALU.

- When icode is IIADDL, set aluB as valB. When icode is ILEAVE, set aluB as valA. It's the second operand of ALU.
- When icode is IIADDL, alufun will be ALUADD since the operation is "adding".
- Add IIADDL in the choice region of set_cc since iaddl operation involves ALU operation which will set flags. For leave, we don't need it.
- When icode is ILEAVE, set the control signal mem_read. Instruction iaddl doesn't need access to memory.
- When icode is ILEAVE, set mem_addr as valA. For iaddl, we don't need it.

2.2.2 Code

Modifications in seq-full.hcl

```

1  # 519021910095 QianyunGuo
2  # 519021910575 MuchenPan
3  -----
4  # Instruction code for iaddl instruction
5  intsig IIADDL 'I_IADDL'
6  # Instruction code for leave instruction
7  intsig ILEAVE 'I_LEAVE'
8  -----
9  ##### Fetch Stage
10 bool instr_valid = icode in
11     { INOP, IHALT, IRRMOVL, IIRMOVL, IRMMOVL, IMRMOVL,
12       IOPL, IIADDL, IJXX, ICALL, IRET, IPUSHL, IPOPL, ILEAVE };
13 -----
14 # Does fetched instruction require a regid byte?
15 bool need_regids =
16     icode in { IRRMOVL, IOPL, IIADDL, IPUSHL, IPOPL,
17               IIRMOVL, IRMMOVL, IMRMOVL };
18 -----
19 # Does fetched instruction require a constant word?
20 bool need_valC =
21     icode in { IIRMOVL, IIADDL, IRMMOVL, IMRMOVL, IJXX, ICALL };
22 -----
23 ##### Decode Stage
24 ## What register should be used as the A source?
25 int srcA = [
26     icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : rA;
27     icode in { IPOPL, IRET } : RESP;
28     icode in { ILEAVE } : REBP;
29     1 : RNONE; # Don't need register
30 ];
31 -----
32 ## What register should be used as the B source?
33 int srcB = [
34     icode in { IOPL, IIADDL, IRMMOVL, IMRMOVL } : rB;
35     icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
36     icode in { ILEAVE } : REBP;
37     1 : RNONE; # Don't need register
38 ];
39 -----
40 ## What register should be used as the E destination?
41 int dstE = [
42     icode in { IRRMOVL } && Cnd : rB;

```

```

43         icode in { IIRMOVL, IOPL, IIADDL } : rB;
44         icode in { IPUSHL, IPOPL, ICALL, IRET, ILEAVE } : RESP;
45         1 : RNONE; # Don't write any register
46     ];
47     -----
48     ## What register should be used as the M destination?
49     int dstM = [
50         icode in { IMRMOVL, IPOPL } : rA;
51         icode in { ILEAVE } : REBP;
52         1 : RNONE; # Don't write any register
53     ];
54     -----
55     ##### Execute Stage
56     ## Select input A to ALU
57     int aluA = [
58         icode in { IRRMOVL, IOPL } : valA;
59         icode in { IIRMOVL, IRMMOVL, IMRMOVL, IIADDL } : valC;
60         icode in { ICALL, IPUSHL } : -4;
61         icode in { IRET, IPOPL, ILEAVE } : 4;
62         # Other instructions don't need ALU
63     ];
64     -----
65     ## Select input B to ALU
66     int aluB = [
67         icode in { IRMMOVL, IMRMOVL, IOPL, IIADDL, ICALL,
68             IPUSHL, IRET, IPOPL } : valB;
69         icode in { IRRMOVL, IIRMOVL } : 0;
70         icode in { ILEAVE } : valA;
71         # Other instructions don't need ALU
72     ];
73     -----
74     ## Set the ALU function
75     int alufun = [
76         icode == IOPL : ifun;
77         icode == IIADDL : ALUADD;
78         1 : ALUADD;
79     ];
80     -----
81     ## Should the condition codes be updated?
82     bool set_cc = icode in { IOPL, IIADDL };
83     -----
84     ##### Memory Stage
85     ## Set read control signal
86     bool mem_read = icode in { IMRMOVL, IPOPL, IRET, ILEAVE };
87     -----
88     ## Select memory address
89     int mem_addr = [
90         icode in { IRMMOVL, IPUSHL, ICALL, IMRMOVL } : valE;
91         icode in { IPOPL, IRET, ILEAVE } : valA;
92         # Other instructions don't need address
93     ];

```

2.2.3 Evaluation

- Test the implementation on the Y86 benchmark programs in directory **y86-code**. (Figure 4)
The result shows the test on benchmark programs succeeded, so our simulator still correctly executess the benchmark suite.
- Regression test (test everything except **iaddl** and **leave**) succeeded. (Figure 5)
- test **iaddl** (Figure 6), test **leave** (Figure 7), test **iaddl** and **leave** (Fig-

ure 8).
All the tests succeeded.

```
gqy@gqy-VirtualBox:~/a/sim/seq$ make VERSION=full
# Building the seq-full.hcl version of SEQ
../misc/hcl2c -n seq-full.hcl <seq-full.hcl >seq-full.c
gcc -Wall -O2 -isystem /usr/include/tcl8.5 -I../misc -DHAS_GUI -o ssim \
    seq-full.c ssim.c ../misc/isa.c -L/usr/lib -ltk8.5 -ltcl8.5 -lm
gqy@gqy-VirtualBox:~/a/sim/seq$ (cd ../y86-code; make testssim)
../seq/ssim -t asum.yo > asum.seq
../seq/ssim -t asumr.yo > asumr.seq
../seq/ssim -t cjr.yo > cjr.seq
../seq/ssim -t j-cc.yo > j-cc.seq
../seq/ssim -t poptest.yo > poptest.seq
../seq/ssim -t pushquestion.yo > pushquestion.seq
../seq/ssim -t pushtest.yo > pushtest.seq
../seq/ssim -t prog1.yo > prog1.seq
../seq/ssim -t prog2.yo > prog2.seq
../seq/ssim -t prog3.yo > prog3.seq
../seq/ssim -t prog4.yo > prog4.seq
../seq/ssim -t prog5.yo > prog5.seq
../seq/ssim -t prog6.yo > prog6.seq
../seq/ssim -t prog7.yo > prog7.seq
../seq/ssim -t prog8.yo > prog8.seq
../seq/ssim -t ret-hazard.yo > ret-hazard.seq
grep "ISA Check" *.seq
asum.seq:ISA Check Succeeds
asumr.seq:ISA Check Succeeds
cjr.seq:ISA Check Succeeds
j-cc.seq:ISA Check Succeeds
poptest.seq:ISA Check Succeeds
prog1.seq:ISA Check Succeeds
prog2.seq:ISA Check Succeeds
prog3.seq:ISA Check Succeeds
prog4.seq:ISA Check Succeeds
prog5.seq:ISA Check Succeeds
prog6.seq:ISA Check Succeeds
prog7.seq:ISA Check Succeeds
prog8.seq:ISA Check Succeeds
pushquestion.seq:ISA Check Succeeds
pushtest.seq:ISA Check Succeeds
ret-hazard.seq:ISA Check Succeeds
rm asum.seq asumr.seq cjr.seq j-cc.seq poptest.seq pushquestion.seq pushtest.seq
    prog1.seq prog2.seq prog3.seq prog4.seq prog5.seq prog6.seq prog7.seq prog8.seq
    ret-hazard.seq
```

Figure 4: Part B benchmark test

```

gqy@gqy-VirtualBox:~/a/sim/seq$ (cd ../ptest; make SIM=../seq/ssim)
./optest.pl -s ../seq/ssim
Simulating with ../seq/ssim
  All 49 ISA Checks Succeed
./jtest.pl -s ../seq/ssim
Simulating with ../seq/ssim
  All 64 ISA Checks Succeed
./ctest.pl -s ../seq/ssim
Simulating with ../seq/ssim
  All 22 ISA Checks Succeed
./htest.pl -s ../seq/ssim
Simulating with ../seq/ssim
  All 600 ISA Checks Succeed

```

Figure 5: Part B regression test

```

gqy@gqy-VirtualBox:~/a/sim/seq$ (cd ../ptest; make SIM=../seq/ssim TFLAGS=-i)
./optest.pl -s ../seq/ssim -i
Simulating with ../seq/ssim
  All 58 ISA Checks Succeed
./jtest.pl -s ../seq/ssim -i
Simulating with ../seq/ssim
  All 96 ISA Checks Succeed
./ctest.pl -s ../seq/ssim -i
Simulating with ../seq/ssim
  All 22 ISA Checks Succeed
./htest.pl -s ../seq/ssim -i
Simulating with ../seq/ssim
  All 756 ISA Checks Succeed

```

Figure 6: Part B ptest for `iaddl`

```

gqy@gqy-VirtualBox:~/a/sim/seq$ (cd ../ptest; make SIM=../seq/ssim TFLAGS=-l)
./optest.pl -s ../seq/ssim -l
Simulating with ../seq/ssim
  All 50 ISA Checks Succeed
./jtest.pl -s ../seq/ssim -l
Simulating with ../seq/ssim
  All 64 ISA Checks Succeed
./ctest.pl -s ../seq/ssim -l
Simulating with ../seq/ssim
  All 22 ISA Checks Succeed
./htest.pl -s ../seq/ssim -l
Simulating with ../seq/ssim
  All 702 ISA Checks Succeed

```

Figure 7: Part B ptest for `leave`

```

gqy@gqy-VirtualBox:~/a/sim/seq$ (cd ../ptest; make SIM=../seq/ssim TFLAGS=-il)
./optest.pl -s ../seq/ssim -il
Simulating with ../seq/ssim
All 59 ISA Checks Succeed
./jtest.pl -s ../seq/ssim -il
Simulating with ../seq/ssim
All 96 ISA Checks Succeed
./ctest.pl -s ../seq/ssim -il
Simulating with ../seq/ssim
All 22 ISA Checks Succeed
./htest.pl -s ../seq/ssim -il
Simulating with ../seq/ssim
All 870 ISA Checks Succeed

```

Figure 8: Part B ptest for `iaddl` and `leave`

2.3 Part C

2.3.1 Analysis

In this part, our task is to modify `ncopy.hs` and `pipe-full.hcl` with the goal of making `ncopy.hs` run as fast as possible.

Difficult point

- Have a clear visage of the operation of pipelining according to the assembly language.
- Find the extra overhead of the pipeline that we can avoid.
- Explore proper ways to optimize the performance.
- Implement all the proper ways with assembly language correctly.

Optimization steps

• Add `iaddl` Instruction to `pipe-full.hcl`

We extended the processor to support a new instruction: `iaddl` like what we have done in part B. In this way, we avoided extra steps to save a constant in a register. After optimizing the program by adding the instruction `iaddl`, our CPE test reached 13.96.

• 4-Way Loop Unrolling

Since predicting loops takes a lot of time, we choose to perform “loop unrolling” to minimize this overhead. “4-Way Loop Unrolling” is to do 4 loops each time and update the relevant data every 4 loops. When the length is less than 4, we change to the remaining part which is still in a loop way. In this way, our CPE test reached 11.28. Therefore, we can see “loop unrolling” is an efficient way for pipeline optimization.

• 10-Way Loop Unrolling

After 4-Way Loop Unrolling, we consider the more way we unroll the loops,

the better performance we will have. So, we tried 10-Way Loop Unrolling and the implementation is the same as the last step. However, our CPE test only reached 11.21. Performance has improved, but not significantly.

- **Increase the Number of Registers**

We noticed that there exists stall between reading the val from the src and testing if the val is less than zero in each loop. After unrolling the loop, we can use two registers to store the val from src. So in each loop, the val we test has already been read in the last loop. In this way, our CPE test reached 10.51, which is a significant improvement.

- **Combine 10-Way Loop Unrolling and 4-Way Loop Unrolling**

When taking CPE test, it can be seen that when the input is small, the performance of 10-way loop unrolling is not that useful. Thus, we have to optimize the remaining part. Taking the 4-way loop unrolling we tried before into account, we choose to change the remaining part to another loop unrolling. Fortunately, our CPE test reached 10.16.

2.3.2 Code

Modifications in `pipe-full.hcl`

```

1  # 519021910095 QianyunGuo
2  # 519021910575 MuchenPan
3  # We only added instruction iaddl here. The modifications are the same as what
4  # we have done in Part B.
5  # Define IIADDL as symbolic representation of leave instruction codes.
6  # Add IIADDL in the choice region instr_valid to make them valid.
7  # Add IIADDL in the choice region of need_regids since iaddl operation involves
8  # one register.
9  # Add IIADDL in the choice region of need_valC since iaddl operation need
10 # constant parameter.
11 # Set the srcB as rB.
12 # Set the dstE as rB. Because iaddl adds the immediate number into the destination
13 # register and leave writes value into register %esp.
14 # Set aluA as valC. It is the first operand of ALU.
15 # Set aluB as valB. It is the second operand of ALU.
16 # Add IIADDL in the choice region of set_cc since iaddl operation involves ALU
17 # operation which will set flags.
18 -----
19 # Instruction code for iaddl instruction
20 intsig IIADDL 'I_IADDL'
21 -----
22 # Is instruction valid?
23 bool instr_valid = f_icode in
24     { INOP, IHALT, IRRMOVL, IIRMOVL, IRMMOVL, IMRMOVL,
25       IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL, IIADDL };##
26 -----
27 # Does fetched instruction require a regid byte?
28 bool need_regids =
29     f_icode in { IRRMOVL, IOPL, IPUSHL, IPOPL,
30               IIRMOVL, IRMMOVL, IMRMOVL, IIADDL };##
31 -----
32 # Does fetched instruction require a constant word?
33 bool need_valC =
34     f_icode in { IIRMOVL, IRMMOVL, IMRMOVL, IJXX, ICALL, IIADDL };##
35 -----
36 ## What register should be used as the B source?
37 int d_srcB = [

```

```

38     D_icode in { IOPL, IRMMOVL, IMRMOVL, IIADDL } : D_rB;##
39     D_icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
40     1 : RNONE; # Don't need register
41 ];
42 -----
43 ## What register should be used as the E destination?
44 int d_dstE = [
45     D_icode in { IRRMOVL, IIRMOVL, IOPL, IIADDL } : D_rB;##
46     D_icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
47     1 : RNONE; # Don't write any register
48 ];
49 -----
50 ## Select input A to ALU
51 int aluA = [
52     E_icode in { IRRMOVL, IOPL } : E_valA;
53     E_icode in { IIRMOVL, IRMMOVL, IMRMOVL, IIADDL } : E_valC;##
54     E_icode in { ICALL, IPUSHL } : -4;
55     E_icode in { IRET, IPOPL } : 4;
56     # Other instructions don't need ALU
57 ];
58 -----
59 ## Select input B to ALU
60 int aluB = [
61     E_icode in { IRMMOVL, IMRMOVL, IOPL, ICALL,
62                 IPUSHL, IRET, IPOPL, IIADDL } : E_valB;##
63     E_icode in { IRRMOVL, IIRMOVL } : 0;
64     # Other instructions don't need ALU
65 ];
66 -----
67 ## Should the condition codes be updated?
68 bool set_cc = E_icode in { IOPL, IIADDL } &&
69     # State changes only during normal operation
70     !m_stat in { SADR, SINS, SHLT } && !W_stat in { SADR, SINS, SHLT };

```

ncopy-ys

```

1  /* $begin ncopy-ys */
2  #####
3  # ncopy.ys - Copy a src block of len ints to dst.
4  # Return the number of positive ints (>0) contained in src.
5  #
6  # 519021910095 QianyunGuo
7  # 519021910575 MuchenPan
8  #
9  # As our optimization steps in the Analysis §sectionour modifications of ncopy.ys
10 #are as follows.
11
12 #####Add iaddl#####
13 # Use iaddl to avoid using a register to save a constant while changing the value
14 #in a register like count++, len--, src++ and so on.
15
16 #####Loop unrolling. Combine 10-way and 4-way#####
17 # First, we enter 10-way loop unrolling part.
18 # We test whether len (%edx) is less than 10
19 # If so, go to Remainloop part which is 4-way loop unrolling
20 # Otherwise, we loop 10 times and in the end we enter Npos10 part in which we
21 #update the data of src (%ebx) and dst (%ecx) and test whether len (%edx) is less
22 #than 10 again to choose whether take another 10-way loop.
23
24 # The 4-way loop unrolling in the Remainloop part is the same as 10-way loop.
25 # We test whether len (%edx) is less than 4
26 # If so, go to Remain part which is traditional loop part.
27 # Otherwise, we loop 4 times and in the end we enter Npos4 part in which we
28 #update the data of src (%ebx) and dst (%ecx) and test whether len (%edx) is less
29 #than 4 again to choose whether take another 4-way loop.
30

```

```

31 # Last part is Remain, a traditional loop part. We update the data of src (%ebx)
32 #and dst (%ecx) and test len (%edx) in every loop.
33
34 #####Increase the Number of Registers#####
35 # Two registers (%esi and %edi) are used alternately for each loop section.
36 # In every loop, one store the current val and the other read the val we need to
37 #test in the next loop. Also, we changed instruction order when necessary.
38
39 #####
40 # Do not modify this portion
41 # Function prologue.
42 ncopy: pushl %ebp          # Save old frame pointer
43         rrmovl %esp,%ebp    # Set up new frame pointer
44         pushl %esi          # Save callee-save regs
45         pushl %ebx
46         pushl %edi
47         mrmovl 8(%ebp),%ebx  # src
48         mrmovl 16(%ebp),%edx # len
49         mrmovl 12(%ebp),%ecx # dst
50
51 #####
52 # You can modify this portion
53     # Loop header
54     iaddl $-10, %edx        # len -=10;
55     xorl %eax,%eax          # count = 0;
56     andl %edx,%edx          # len <= 0?
57     jle Remainloop         # if len <= 0, goto Remainloop:
58
59 Loop0:
60     mrmovl (%ebx), %esi     # read val from src
61     mrmovl 4(%ebx),%edi     # read next val from next src
62     andl %esi, %esi         # current val <= 0?
63     rmmovl %esi, (%ecx)     # store current val to dst
64     jle Loop1              # if so, goto Loop1:
65     iaddl $1, %eax          # count++
66
67 Loop1:
68     mrmovl 8(%ebx), %esi    # read next val from next src
69     andl %edi, %edi         # current val <= 0?
70     rmmovl %edi, 4(%ecx)    # store current val to dst
71     jle Loop2              # if so, goto Loop2:
72     iaddl $1, %eax          # count++
73
74 Loop2:
75     mrmovl 12(%ebx), %edi   # read next val from next src
76     andl %esi, %esi         # current val <= 0?
77     rmmovl %esi, 8(%ecx)    # store current val to dst
78     jle Loop3              # if so, goto Loop3:
79     iaddl $1, %eax          # count++
80
81 Loop3:
82     mrmovl 16(%ebx), %esi   # read next val from next src
83     andl %edi, %edi         # current val <= 0?
84     rmmovl %edi, 12(%ecx)   # store current val to dst
85     jle Loop4              # if so, goto Loop4:
86     iaddl $1, %eax          # count++
87
88 Loop4:
89     mrmovl 20(%ebx), %edi   # read next val from next src
90     andl %esi, %esi         # current val <= 0?
91     rmmovl %esi, 16(%ecx)   # store current val to dst
92     jle Loop5              # if so, goto Loop5:
93     iaddl $1, %eax          # count++
94
95 Loop5:
96     mrmovl 24(%ebx), %esi   # read next val from next src
97     andl %edi, %edi         # current val <= 0?
98     rmmovl %edi, 20(%ecx)   # store current val to dst
99     jle Loop6              # if so, goto Loop6:
100    iaddl $1, %eax          # count++
101
102 Loop6:
103    mrmovl 28(%ebx), %edi    # read next val from next src
104    andl %esi, %esi         #current val <= 0?

```



```

99      rmmovl %esi, 24(%ecx) # store current val to dst
100     jle Loop7             # if so, goto Loop7:
101     iaddl $1, %eax        # count++
102 Loop7:
103     mrmovl 32(%ebx), %esi  # read next val from next src
104     andl %edi, %edi        # current val <= 0?
105     rmmovl %edi, 28(%ecx)  # store current val to dst
106     jle Loop8             # if so, goto Loop8:
107     iaddl $1, %eax        # count++
108 Loop8:
109     mrmovl 36(%ebx), %edi  # read next val from next src
110     andl %esi, %esi        # current val <= 0?
111     rmmovl %esi, 32(%ecx)  # store current val to dst
112     jle Loop9             # if so, goto Loop9:
113     iaddl $1, %eax        # count++
114 Loop9:
115     andl %edi, %edi        # val <= 0?
116     rmmovl %edi, 36(%ecx)  # store current val to dst
117     jle Npos10            # if so, goto Npos10:
118     iaddl $1, %eax        # count++
119 Npos10:
120     iaddl $-10, %edx       # len-10
121     iaddl $40, %ebx        # src+10
122     iaddl $40, %ecx        # dst+10
123     andl %edx, %edx       # len > 0?
124     jg Loop0              # if so, goto Loop0:
125 #####
126 Remainloop:
127     iaddl $6, %edx         # len +=6;
128     andl %edx, %edx        # len <= 0?
129     jle Remain            # if so, goto Remain:
130
131 Loop40:
132     mrmovl (%ebx), %esi    # read val from src...
133     mrmovl 4(%ebx), %edi   # read next val from next src
134     andl %esi, %esi        # val <= 0?
135     rmmovl %esi, (%ecx)    # store current val to dst
136     jle Loop41            # if so, goto Loop41:
137     iaddl $1, %eax        # count++
138 Loop41:
139     mrmovl 8(%ebx), %esi   # read next val from next src
140     andl %edi, %edi        # val <= 0?
141     rmmovl %edi, 4(%ecx)   # store current val to dst
142     jle Loop42            # if so, goto Loop42:
143     iaddl $1, %eax        # count++
144 Loop42:
145     mrmovl 12(%ebx), %edi  # read next val from next src
146     andl %esi, %esi        # val <= 0?
147     rmmovl %esi, 8(%ecx)   # store current val to dst
148     jle Loop43            # if so, goto Loop43:
149     iaddl $1, %eax        # count++
150 Loop43:
151     andl %edi, %edi        # val <= 0?
152     rmmovl %edi, 12(%ecx)  # store current val to dst
153     jle Npos4             # if so, goto Npos4:
154     iaddl $1, %eax        # count++
155 Npos4:
156     iaddl $-4, %edx        # len-=4;
157     iaddl $16, %ebx        # src+=4;
158     iaddl $16, %ecx        # dst+=4;
159     andl %edx, %edx       # len > 0?
160     jg Loop40             # if so, goto Loop40:
161
162 Remain:
163     iaddl $4, %edx         # len+=4;
164     andl %edx, %edx        # len <= 0?
165     jle Done              # if so, goto Done:
166 Loop:

```

```

167     mrmovl (%ebx), %esi      # read val from src...
168     rmmovl %esi, (%ecx)      # ...and store it to dst
169     andl %esi, %esi          # val <= 0?
170     jle RemNpos              # if so, goto RemNpos:
171     iaddl $1, %eax           # count++
172 RemNpos:
173     iaddl $-1, %edx          # len--
174     iaddl $4, %ebx           # src++
175     iaddl $4, %ecx           # dst++
176     andl %edx, %edx          # len > 0?
177     jg Loop                  # if so, goto Loop:
178
179
180 #####
181 # Do not modify the following section of code
182 # Function epilogue.
183 Done:
184     popl %edi                # Restore callee-save registers
185     popl %ebx
186     popl %esi
187     rrmovl %ebp, %esp
188     popl %ebp
189     ret
190 #####
191 # Keep the following label at the end of your function
192 End:
193 #/* $end ncopy-ys */

```

2.3.3 Evaluation

- Y86 benchmark test in directory **y86-code** succeeded (Figure 10).
- Regression test with **iaddl** test succeeded (Figure 9).
- Correctness test succeeded (Figure 11(a)).
- CPE test(Figure 11(b)). Our average CPE is 10.16 and we score 56.1.

```

gqy@gqy-VirtualBox:~/a/sim/pipe$ (cd ../ptest; make SIM=../pipe/psim TFLAGS=-i)
./optest.pl -s ../pipe/psim -i
Simulating with ../pipe/psim
All 58 ISA Checks Succeed
./jtest.pl -s ../pipe/psim -i
Simulating with ../pipe/psim
All 96 ISA Checks Succeed
./ctest.pl -s ../pipe/psim -i
Simulating with ../pipe/psim
All 22 ISA Checks Succeed
./htest.pl -s ../pipe/psim -i
Simulating with ../pipe/psim
All 756 ISA Checks Succeed

```

Figure 9: Part C ptest with **iaddl**

```

gqy@gqy-VirtualBox:~/a/sim/pipe$ (cd ../y86-code; make testpsim)
../pipe/psim -t asum.yo > asum.pipe
../pipe/psim -t asumr.yo > asumr.pipe
../pipe/psim -t cjr.yo > cjr.pipe
../pipe/psim -t j-cc.yo > j-cc.pipe
../pipe/psim -t poptest.yo > poptest.pipe
../pipe/psim -t pushquestion.yo > pushquestion.pipe
../pipe/psim -t pushtest.yo > pushtest.pipe
../pipe/psim -t prog1.yo > prog1.pipe
../pipe/psim -t prog2.yo > prog2.pipe
../pipe/psim -t prog3.yo > prog3.pipe
../pipe/psim -t prog4.yo > prog4.pipe
../pipe/psim -t prog5.yo > prog5.pipe
../pipe/psim -t prog6.yo > prog6.pipe
../pipe/psim -t prog7.yo > prog7.pipe
../pipe/psim -t prog8.yo > prog8.pipe
../pipe/psim -t ret-hazard.yo > ret-hazard.pipe
grep "ISA Check" *.pipe
asum.pipe:ISA Check Succeeds
asumr.pipe:ISA Check Succeeds
cjr.pipe:ISA Check Succeeds
j-cc.pipe:ISA Check Succeeds
poptest.pipe:ISA Check Succeeds
prog1.pipe:ISA Check Succeeds
prog2.pipe:ISA Check Succeeds
prog3.pipe:ISA Check Succeeds
prog4.pipe:ISA Check Succeeds
prog5.pipe:ISA Check Succeeds
prog6.pipe:ISA Check Succeeds
prog7.pipe:ISA Check Succeeds
prog8.pipe:ISA Check Succeeds
pushquestion.pipe:ISA Check Succeeds
pushtest.pipe:ISA Check Succeeds
ret-hazard.pipe:ISA Check Succeeds
rm asum.pipe asumr.pipe cjr.pipe j-cc.pipe poptest.pipe pushquestion.pipe pushte
st.pipe prog1.pipe prog2.pipe prog3.pipe prog4.pipe prog5.pipe prog6.pipe prog7.
pipe prog8.pipe ret-hazard.pipe

```

Figure 10: Part C benchmark test

```

58      OK
59      OK
60      OK
61      OK
62      OK
63      OK
64      OK
128     OK
192     OK
256     OK
68/68 pass correctness test

```

(a) Part C Correctness test

```

58      OK
59      OK
60      OK
61      OK
62      OK
63      OK
64      OK
128     OK
192     OK
256     OK
68/68 pass correctness test

```

(b) Part C CPE test

Figure 11: Part C correctness and CPE test

3 Conclusion

3.1 Problems

- Get familiar with new language and tools. Since Y86 assembly language is a new language for us. Before we start our project, we have to learn about the basic language knowledge including grammar and instruction meaning.
- Take care of the use of stack, registers, and variables. Assembly language operates on registers and memory directly, so it is critical to take care of all these.
- Get the meaning of new instruction and figure out how to implement it. In the process we learned from CS:APP to further explore the instruction implementation.
- Analyze the pipeline performance and relevant factors. Explore and design proper ways to optimize it. As our optimization process described in Part C is not a smooth ride, and in the end we did not score a full mark in CPE test. It shows that our pipeline still has room for optimization. If there is an opportunity, we will continue to explore different ways to optimize pipeline performance.

3.2 Achievements

In this project, our group successfully completed the three parts.

- In Part A, we transferred three functions about linked list in `example.c` into Y86 code with the basic knowledge of the Y86 assembly language.
- In Part B, we added the `iaddl` instruction and the `leavl` instruction to Y86's sequential design by modifying the HCL file after a deep exploration into the stages of these two instructions.
- In Part C, we improved and optimized the performance of the pipeline processor with proper ways including adding instructions, using loop unrolling, adding registers and changing the instruction order.
- Take care of the readability of our codes. Assembly language is less readable than high-level language, so we added detailed comments in our codes. Also, our optimization method is described in detail.
- In the process of the project, both two group members all made contributions to the project and report part, which is a good cooperation. Besides, we both have found it a very interesting and meaningful project which helped us know better about the implementation of a pipelined Y86 processor.

Finally, we would like to appreciate Miss Shen and teaching assistants for their careful guidance and support, from which we have benefited a lot.