# 32 BIT RISC V PROCESSOR

**Submitted By** 

Name: Gugulothu Gnana Sri Krishna Kowshik

Adm. No: 22JE0368

# **TABLE OF CONTENTS:**

CONTENTS	PAGE NO
Abstract	4
Introduction	4
Objective	5
Tools used	5
Picorv32	6
Implementation: RTL - schematic	7
Synthesis (YOSYS)	8
Configuration files	9-10

Floorplan	11
Dlagament	
Placement	12-13
Clock Tree	13
Routing	14-16
Final Layout	16-18
Timing Report	19-21
Power and Area Report	21-23
IR Drop	
	23-25
Routing Congestion Maps	
Trouming congestion iviaps	26-27

Congestion Reports	27-29
Power Density	29-30
Placement Density	30-31
Pin Density	31-32
Comparision Graphs	32-34

# **ABSTRACT:**

This report presents a comprehensive overview of the RTL-to-GDSII ASIC design flow for the PicoRV32 processor core using the OpenROAD-flowscripts framework. Covering the entire process from Register Transfer Level (RTL) Verilog description to the final generation of Graphic Data System II (GDSII) layout files, OpenROAD offers a fully open-source digital ASIC implementation platform. The report explores each stage of the digital backend flow including logic synthesis, floorplanning, placement, clock tree synthesis, and global and detailed routing. The PicoRV32, a minimal RISC-V RV32I processor core, is chosen for its simplicity and configurability, making it an ideal candidate for ASIC prototyping. This work highlights the capabilities and challenges of using open-source tools in ASIC workflows, focusing on design convergence, timing-driven placement, and layout generation.

#### **INTRODUCTION:**

With the increasing adoption of open-source IPs and tools in the hardware design industry, the development and prototyping of Application-Specific Integrated Circuits (ASICs) using fully open-source flows have gained significant traction. RISC-V, an open standard instruction set architecture (ISA), has become a cornerstone in this movement. Among its many implementations, PicoRV32 stands out as a compact, RV32I-compliant softcore processor optimized for resource-constrained environments. This project focuses on the ASIC design of the PicoRV32 core using OpenROAD-flowscripts, a fully automated RTL-to-GDSII flow built around the OpenROAD toolchain. Unlike traditional commercial EDA tools, OpenROAD enables a transparent and flexible environment for digital backend design. This implementation leverages PicoRV32's streamlined instruction set and compact architecture to explore the capabilities of the open-source flow.

#### **OBJECTIVE:**

The objective of this project is to design and implement a 32-bit RISC-V processor core PicoRV32 using the OpenROAD-flow-scripts RTL-to-GDSII digital design flow. The primary aim is to generate a GDSII layout from the RTL description of the processor while utilizing a fully open-source toolchain. Key goals include synthesizing the design for optimal area and performance, performing physical design steps such as floorplanning, placement, clock tree

synthesis, and routing, and achieving design closure without the inclusion of physical verification stages. This project intends to demonstrate a practical understanding of the digital backend flow using open-source ASIC tools, and to provide comprehensive documentation of the process, challenges encountered, and the resulting layout metrics.


#### **TOOLS USED:**

- 1. Xilinx Vivado
- 2. Yosys
- 3. OpenROAD
- 4. OpenROAD gui
- 5. Klayout

#### PICORV32:

PicoRV32 is a compact, open-source RISC-V processor core designed for minimal area and high configurability. It supports the RV32I instruction set with optional extensions like RV32M (multiply/divide) and RV32C (compressed instructions). Unlike traditional pipelined processors, PicoRV32 uses a finite state machine (FSM)-based, multi-cycle architecture, where each instruction is executed over several clock cycles. This simplifies control logic and reduces hardware resource usage, making it ideal for FPGA and low-power ASIC implementations. It also includes optional support for interrupts, coprocessor integration, and interfaces like AXI4-Lite and Wishbone.

# **IMPLEMENTATION:** RTL Analysis – Schematic:



# **Synthesis(YOSYS):**

```
=== design hierarchy ===
   picorv32a
     picorv32_pcpi_fast_mul
   Number of wires:
                                  14477
   Number of wire bits:
                                  18024
  Number of public wires:
                                    202
  Number of public wire bits:
                                   2451
  Number of memories:
                                      0
  Number of memory bits:
                                      0
  Number of processes:
                                      0
   Number of cells:
                                  16482
     $_ANDNOT_
                                   3912
     $_AND_
                                   1422
     $_DFFE_PP_
                                    957
     $_DFF_P_
                                    227
     $_MUX_
                                   1885
     $_NAND_
                                    747
     $_NOR_
                                    504
     $_NOT_
                                    915
     $_ORNOT_
                                    228
     $_OR_
                                   2315
     $_SDFFCE_PN0P_
                                     36
     $_SDFFCE_PP0P_
                                      9
     $_SDFFCE_PP1P_
                                      1
     $_SDFFE_PN0P_
                                    192
     $_SDFFE_PN1N_
                                      4
     $_SDFFE_PN1P_
                                     32
     $_SDFFE_PP0P_
                                      1
    $_SDFFE_PP1P_
                                      3
     $_SDFF_PNO_
                                    133
     $_SDFF_PP0_
                                     18
     $_XNOR_
                                    599
     $_XOR_
                                   2342
```

#### **CONFIG files:**

1. Clock period = 25 ns

```
export PLATFORM = sky130hd

export DESIGN_NAME = picorv32a

export VERILOG_FILES = $(sort $(wildcard ./designs/src/$(DESIGN_NICKNAME)/*.v))
    export SDC_FILE = ./designs/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint.sdc

export CORE_UTILIZATION = 40
    export PLACE_DENSITY = 0.60

export TNS_END_PERCENT = 100
```

#### 2.Clock period = 18 ns

```
export PLATFORM = sky130hd

export DESIGN_NAME = picorv32a

export VERILOG_FILES = $(sort $(wildcard ./designs/src/$(DESIGN_NICKNAME)/*.v))
    export SDC_FILE = ./designs/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint.sdc

export CORE_UTILIZATION = 40
    export PLACE_DENSITY = 0.60

export TNS_END_PERCENT = 100
```

#### 3. Clock period = 12 ns

```
export PLATFORM = sky130hd

export DESIGN_NAME = picorv32a

export VERILOG_FILES = $(sort $(wildcard ./designs/src/$(DESIGN_NICKNAME)/*.v))
    export SDC_FILE = ./designs/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint.sdc

export CORE_UTILIZATION = 50
    export PLACE_DENSITY = 0.65

export TNS_END_PERCENT = 100
```

#### 4. Clock period = 12 ns

```
export PLATFORM = sky130hd

export DESIGN_NAME = picorv32a

export VERILOG_FILES = $(sort $(wildcard ./designs/src/$(DESIGN_NICKNAME)/*.v))
    export SDC_FILE = ./designs/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint.sdc

export CORE_UTILIZATION = 4\frac{3}{2}
    export PLACE_DENSITY = 0.58

export TNS_END_PERCENT = 100
```

#### 5. Clock period = 10 ns

```
export PLATFORM = sky130hd


export DESIGN_NAME = picorv32a

export VERILOG_FILES = $(sort $(wildcard ./designs/src/$(DESIGN_NICKNAME)/*.v))
export SDC_FILE = ./designs/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint.sdc

export CORE_UTILIZATION = 35
export PLACE_DENSITY = 0.42
export CELL_PAD_IN_MICRON = 0.4
export SYNTH_BUFFERING = 1
export TNS_END_PERCENT = 100
```


#### Floorplan:

1. 2.





# **Placement:**

1. 2.













### **CLOCK TREE:**





# **ROUTING:**















# Final:


1.











# TIMING REPORT:

```
finish report_tns

tns 0.00

finish report_wns

wns 0.00

finish report_worst_slack

worst slack 13.92

finish report_clock_skew

Clock core_clock
    0.84 source latency irq_mask[26]$_SDFFE_PN1P_/CLK ^
    -0.93 target latency count_instr[5]$_SDFFE_PN0P_/CLK ^
    0.00 CRPR

-0.10 setup skew

finish report_checks -path_delay min
```

```
finish report_wns

wns 0.00

finish report_worst_slack

worst slack 9.16

finish report_clock_skew

Clock core_clock
    0.86 source latency cpuregs[16][14]$_DFFE_PP_/CLK ^
    -0.94 target latency reg_out[14]$_DFF_P_/CLK ^
    0.00 CRPR

-0.08 setup skew
```

```
finish report_tns

tns 0.00

finish report_wns

wns 0.00

finish report_worst_slack

worst slack 2.91

finish report_clock_skew

Clock core_clock
    0.88 source latency latched_stalu$_SDFFE_PN0P_/CLK ^
    -0.97 target latency cpuregs[4][12]$_DFFE_PP_/CLK ^
    0.00 CRPR

-0.10 setup skew
```

#### **POWER AND AREA REPORT:**

1.

Group	Internal Power	Switching Power	Leakage Power	Total Power	(Watts)
				rower	(naccs)
Sequential	2.97e-03	2.35e-04	1.43e-08	3.21e-03	44.2%
Combinational	4.27e-04	8.75e-04	3.70e-08	1.30e-03	18.0%
Clock	1.57e-03	1.18e-03	2.93e-09	2.74e-03	37.8%
Macro	0.00e+00	0.00e+00	0.00e+00	0.00e+00	0.0%
Pad	0.00e+00	0.00e+00	0.00e+00	0.00e+00	0.0%
Total	4.96e-03	2.29e-03	5.42e-08	7.25e-03	100.0%
	68.5%	31.5%	0.0%		
>>> report design ar	ea				
Design area 138574 u	^2 48% utili	zation.			

Internal Power	Switching Power	Leakage Power	Total Power	(Watts)
4.12e-03	2.86e-04	1.43e-08	4.41e-03	44.1%
5.79e-04	1.18e-03	3.76e-08	1.76e-03	17.6%
2.18e-03	1.66e-03	2.90e-09	3.83e-03	38.3%
0.00e+00	0.00e+00	0.00e+00	0.00e+00	0.0%
0.00e+00	0.00e+00	0.00e+00	0.00e+00	0.0%
6.88e-03	3.12e-03	5.48e-08	1.00e-02	100.0%
	Power 4.12e-03 5.79e-04 2.18e-03 0.00e+00 0.00e+00	Power Power  4.12e-03 2.86e-04 5.79e-04 1.18e-03 2.18e-03 1.66e-03 0.00e+00 0.00e+00 0.00e+00 0.00e+00 6.88e-03 3.12e-03	Power Power Power  4.12e-03 2.86e-04 1.43e-08 5.79e-04 1.18e-03 3.76e-08 2.18e-03 1.66e-03 2.90e-09 0.00e+00 0.00e+00 0.00e+00 0.00e+00 0.00e+00 0.00e+00 6.88e-03 3.12e-03 5.48e-08	Power         Power         Power         Power           4.12e-03         2.86e-04         1.43e-08         4.41e-03           5.79e-04         1.18e-03         3.76e-08         1.76e-03           2.18e-03         1.66e-03         2.90e-09         3.83e-03           0.00e+00         0.00e+00         0.00e+00         0.00e+00           0.00e+00         0.00e+00         0.00e+00         0.00e+00           6.88e-03         3.12e-03         5.48e-08         1.00e-02

>>> report_power Group	Internal Power	Switching Power	Leakage Power	Total Power	(Watts)
Sequential	6.19e-03	4.07e-04	1.43e-08	6.59e-03	43.5%
Combinational	8.96e-04	1.87e-03	3.75e-08	2.76e-03	18.2%
Clock	3.28e-03	2.51e-03	2.93e-09	5.79e-03	38.2%
Macro	0.00e+00	0.00e+00	0.00e+00	0.00e+00	0.0%
Pad	0.00e+00	0.00e+00	0.00e+00	0.00e+00	0.0%
Total	1.04e-02	4.78e-03	5.47e-08	1.51e-02	100.0%
	68.4%	31.6%	0.0%		
>>> report design a	rea				
Design area 138662		zation.			


### 4.


Internal Power	Switching Power	Leakage Power	Total Power	(Watts)
6.19e-03	4.53e-04	1.43e-08	6.64e-03	43.7%
9.02e-04	1.91e-03	3.76e-08	2.81e-03	18.5%
3.17e-03	2.57e-03	2.91e-09	5.75e-03	37.8%
0.00e+00	0.00e+00	0.00e+00	0.00e+00	0.0%
0.00e+00	0.00e+00	0.00e+00	0.00e+00	0.0%
1.03e-02 67.5%	4.93e-03 32.5%	5.48e-08 0.0%	1.52e-02	100.0%
	Power 6.19e-03 9.02e-04 3.17e-03 0.00e+00 0.00e+00	Power Power  6.19e-03 4.53e-04 9.02e-04 1.91e-03 3.17e-03 2.57e-03 0.00e+00 0.00e+00 0.00e+00 0.00e+00	Power Power Power  6.19e-03 4.53e-04 1.43e-08 9.02e-04 1.91e-03 3.76e-08 3.17e-03 2.57e-03 2.91e-09 0.00e+00 0.00e+00 0.00e+00 0.00e+00 0.00e+00 0.00e+00 1.03e-02 4.93e-03 5.48e-08	Power         Power         Power         Power           6.19e-03         4.53e-04         1.43e-08         6.64e-03           9.02e-04         1.91e-03         3.76e-08         2.81e-03           3.17e-03         2.57e-03         2.91e-09         5.75e-03           0.00e+00         0.00e+00         0.00e+00         0.00e+00           0.00e+00         0.00e+00         0.00e+00         0.00e+00           1.03e-02         4.93e-03         5.48e-08         1.52e-02


al er (W	(Watts)
03 4	42.2%
03 1	17.2%
03 4	40.6%
00	0.0%
00	0.0%
02 10	100.0%
e-	e-02 .


#### IR DROP:


1.















#### **ROUTING CONGESTION MAPS:**

1. 2.









# **CONGESTION REPORTS:**

1.

Layer	Resource	Demand	Usage (%)	Max H / Ma	x V	1	Tota	l Overflo
li1	0	0	0.00%	0	/	0	/ 0	
net1	54620	25227	46.19%	0	1	0	/ 6	
net2	59675	32101	53.79%	0	1	0	/ 6	
net3	44185	13987	31.66%	0	1	0	/ 6	
net4	21329	8116	38.05%	0	1	0	/ 6	
net5	6006	755	12.57%	0	1			
otal	185815	80186	43.15%		/	0	/ 6	

_ayer 	Resource	Demand	Usage (%)	Max H /	тах 	_v	/	10	ital (	over ru
li1	0	Θ	0.00%		0	1	0	1	0	
net1	54318	25344	46.66%		0	/	0	1	0	
net2	59675	31426	52.66%		0	1	0	1	0	
net3	44185	13004	29.43%		0	1	0	1	0	
net4	21329	7197	33.74%		0	1	0	1	0	
net5	6006	489	8.14%		0	/	0	1	0	
otal	185513	77460	41.75%		 0	/	0	/	0	


# **3.**

0 40809 47955 35420	0 23053 30543 15291	56. 63.	00% 49% 69%	9 9 0	/	0	1	0 0
47955 35420	30543	63.	69%		1		100	Θ
35420				0	1	0	100	
	15291	13	NU-CERC			0	/	0
and the second of the second o		45.	17%	0	1	0	1	0
17043	8247	48.	39%	0	1	0	1	0
4830	1104	22.	86%	0	1	0	1	0
46057	78238	53.	57%	0	1	0	/	0
otal wirelen	gth: 781080 ur	1						
	otal wirelen		otal wirelength: 781080 um					


Layer	Resource	Demand	Usage (%)	Max H / Max	V	/	То	tal Overflow
li1	0	0	0.00%	9	/	0	/	0
met1	49557	25449	51.35%	Θ	1	0	1	0
met2	55426	33933	61.22%	0	1	0	1	Θ
met3	41015	14700	35.84%	Θ	1	0	1	Θ
met4	19832	8489	42.80%	0	1	0	1	0
met5	5624	605	10.76%	Θ	1	0	1	0
Total	171454	83176	48.51%	0	/	0	/	0
[INFO GRT-	0018] Total wire	length: 815524	um					
[INFO GRT-	0014] Routed net	s: 14054						
		nd gate resizi						

Layer	Resource	Demand	Usage (%)	Max H / Ma	× \	/ /	То	tal Overflow
 li1	0	0	0.00%	0	1	0	7	0
met1	63701	31418	49.32%	0	1	0	1	Θ
met2	67896	35341	52.05%	Θ	1	0	1	Θ
net3	50348	10976	21.80%	0	1	0	1	0
met4	24354	6316	25.93%	Θ	1	0	1	0
met5	6888	68	0.99%	9	1	0	1	0
Total	213187	84119	39.46%	0	1	0	/	0
[INFO GRT-	0018] Total wire	length: 812909	um					
[INFO GRT-	0014] Routed net	s: 14077						
Perform bu	ffer insertion a	nd gate resizi	ng					
repair_des	ign							

# **POWER DENSITY:**











# PLACEMENT DENSITY:


1. 2.














# PIN DENSITY:





2.




3.










# **Comparison Graphs**









Optimal clock period chosen is 12 ns. This is chosen because of Positive Skew and small Positive Slack.

According to Internal Power and Design Area ,clock period with 25 ns is best, but it does not meet timing requirements.