Davi	d Lo			
6850 Jungle Fowl St., North Las Vegas, NV 89084				
C: (702) 682 - 6618 E: david.lo.239@my.csun.edu				
United States of	America Citizen			
Able to relocate anywhere for	or job/internship opportunity			
Overall GPA: 3.15 Spring 2017 GPA	A: 3.481 Summer 2017 GPA: 3.571			
Sumi	mary			
Engineer looking to transition into the workforce to ap	ply knowledge gain from the classroom while			
continuing to learn and improve my technique and co projects I participate in.	mmunication skills to meet the requirements of			
Key S	Skills			
Probability Theory	 Operating Systems in C 			
• C++	• VHDL			
Java	 Bilingual - English, Cantonese 			
RobotC	Tcl scripts - ASIC			
Assembly Language	Matlab			
Verilog/SystemVerilog - ASIC	• BASIC			
Programs/Equ	uipment Used			
Xilinx Vivado - VHDL (ZedBoard Zynq	 Resistors, Capacitors, Inductors 			
Evaluation and Development Kit)	Keil uVision (UM10139)			
Synopsys Tools (Verilog/SystemVerilog - ASIC)	Inventor			
Microsoft Visual Studios (C++)	Notepad++			
JGrasp (C++, Java)	 RobotC for Vex 			
Tektronix Oscilloscopes	Pspice			
Digital Multimeters	 Mathworks Matlab 			
Unix/Linux Servers	 Autodesk Inventor 			
Integrated Circuits (ICs)				
Educ	ation			
California State University - Northridge	Graduated 201			

Bachelor of Science: Computer Engineering

Northridge, CA

_____ Job Experience ____

Abercrombie & Fitch

August 2014 - May 2015

Impact

Los Angeles, CA

	Projects	

RISC-Y Processor (Verilog)

Utilizing a variety of modules created throughout the semester of Spring 2016, a RISC-Y processor was created as part of the final project for my "Digital Design with Verilog and SystemVerilog" course at California State University - Northridge. A program counter, read-only memory, arithmetic logic unit, multiplexer, random access memory, and multiple registers were coded and connected to their respective subsystems. Once all of the modules were completed and their functionality verified, a top-level module was created to connect all of the subsystems together.

Pulse Width Modulator

With only discrete parts, the circuit created with take in an analog voltage and convert it to a pulse width. The output square wave ranges from 10 microseconds corresponding to 1 V to 1 microsecond corresponding to 10 V.

This project was created as part of my senior project at California State University - Northridge.

Smiles and Leniency Engineering Experiment (Matlab)

A case study has been conducted in the past on how smiling can influence judgments a person who committed an act of wrongdoing. In the experiment, groups saw images of individuals with different types of smiles and gave a leniency score. Our professor assigned various data to each student based on our student identification number and our job was to create matlab code to take in the data and obtain statistical information and display the information in various graphs.

Crazy Poker (Java)

The purpose of this project is to create program that can take in command line arguments for the cards dealt to an unknown number of players, calculate the scores for each player, sort the scores, and output the player number in order from the highest scorer to the lowest scorer. The program can calculate scores for any number of players up to 15 since the game utilizes only one deck of cards, so there is a limit of 52 cards used

_____Languages _____

Assembly Language

- Learned how to utilize LEDs as notifiers
- Coded LCD screen to display messages
- Step Motor Control with Timers
- Interrupts
 - Software Interrupt
 - Hardware Interrupt
- Loops, Branches, Subroutines

RobotC

- Worked with peers from various Engineering background Mechanical, Electrical, Computer
- Programmed Vex controller to allow for robot movement
- Set sonar sensor to trigger a function when the sensor detects an object n centimeters away
- Assisted in the autonomous mode

Java

- Trees BST, AVL, 2-3, 2-3-4, Red-Black
- Linked Lists Singly, Doubly, Circular Singly, Circular Doubly
- Implemented Dijkstra's algorithm
- Basic GUI

Verilog/SystemVerilog - ASIC

- Optimized designs for Speed/Area
- Created cell models
- Built models, along with their respective testbenches, leading up to RISC-Y processor final project (ALU, Carry Select Adder, etc)

Cantonese

- Grew up watching Cantonese speaking dramas/variety shows
- Speak the language with parents as well as friends from Hong Kong
- Have visited Asia twice in the past during Summer vacations
 - o Hong Kong, Beijing, Guangzhou, Shenzhen

Spanish

- Took Spanish language classes in High school
- Lived in El Paso, TX in the past

Extracurricular

Leadership

Former Dance Coordinator for the International Student Forum Banquet Founder and Team Manager of CSUN's Esports Club Hearthstone competitive team

Teamwork

Former member of dance team Off the Grid (OTG)

Former member of Vex Robotics

Former violinist in the High School Orchestra at Northwest Career and Technical Academy