



TSN scheduling algorithm for real-time applications in a heterogeneous network

IEEE 802.1Qbv time-aware shaper for optimising the estimated end-to-end quality of service.

Master's Degree in Innovation and Research in Informatics
(Computer Networks and Distributed Systems)

Candidate: **Gianluca Graziadei**

Supervisor: **Luis Domingo Velasco Esteban**

Co-supervisor: **Marc Ruiz Ramirez**

June 27th, 2024





This thesis is in the scope of NextGeneration UNICO5G Towards a smart and efficient telecom Infrastructure meeting current and future industry needs (TIMING) (TSI-O63000-2021-145).
<https://timing.upc.edu/>

► Introduction

► Problem statement

► Models and Algorithms

► Results

► Closing Discussion


TSN covers real-time applications crucial network requirements such as latency and transmission determinism guarantees.

IEEE 802.1Q


Time Sensitive Networking Task Group aims to provide deterministic services through IEEE 802 networks.

- Synchronous network.
- TDMA, time division multiple access.
- Coexistence of different classes, such as TS, QoS, and BE.

TSN frame



802.1q header



Tag protocol identifier (TPID)	A 16-bit field set to a value of 0x8100 to identify the frame as an IEEE 802.1Q-tagged frame.
Tag control information (TCI)	
Priority code point (PCP)	A 3-bit field which refers to the IEEE 802.1p class of service (CoS) and maps to the frame priority level.
Drop eligible indicator (DEI)	A 12-bit field specifying the VLAN to which the frame belongs.
VLAN identifier (VID)	If active, this flag marks the frame as eligible to be dropped in the presence of congestion.

Table: IEEE 802.1Q header description





Image credits [9]

IEEE 802.1Qbv Time Aware Shaper (TAS) scheduler

1 Introduction

Super Frame (SF)


IEEE 802.1Qbv Time Aware Shaper (TAS), is designed to separate the communication on the Ethernet network into fixed-length, repeating time cycles. The repeating scheduling cycle is called Super Frame (SF).




For each network interface, TSN TAS scheduler aims to:

1. Discretize the SF in time slots, which atomic unit in time and bit processed.
2. Assign scheduling windows for each TS-request, which atomic set of time slots.
3. Guarantee the synchronization with Bands of Guard.
4. Ensure time-critical constraints of each TS request.
5. Assign resources as an optimization problem.
6. Given a timestamp and a known data plane, return the corresponding TS-queue.

1. Discretize the SF in time slots, which is an atomic unit in time and bit processed.
2. Assign scheduling windows for each TS request, which is an atomic set of time slots.



3. Guarantee the synchronization with Bands of Guard.



5. TAS scheduling is an optimization problem.

- **Accepting the highest number of TS requests**
- Enhance the overall system performance (in charge of NDT + PCE)
- **Minimize jitter and delay**
- **Reducing the changes between reconfigured data planes**

*In bold the objective covered by the scheduler.

The End-To-End (e2e) delay is the additive result of:

- **Delay of the signal**
- **Propagation Delay**
- **Processing Delay:**
 - Reception of Data Packet
 - Buffering
 - Error Checking
 - Transmission
- **Queuing delay / Scheduling delay**

The e2e jitter is the variance of the delay of a transmission which is theoretically periodical:

- For optimization purposes the **difference between the maximum and minimum delay** of iterations of the same TS-flow.

Reference	Category	Approach
[5], [7]	ILP	Job-shop flow
[8], [11]	Heuristic	Vector bin packing
[4]	Heuristic	Dynamic programming + Greedy
[2]	Z3 SMT/OMT	OMNeT++ simulation
[3]	Genetic algorithm	BRKGA
[1], [10]	Machine learning	Deep reinforcement learning
[6]	Machine learning	Reinforcement learning

Table: TAS scheduling algorithm literature

Table of Contents

2 Problem statement

► Introduction

► Problem statement

► Models and Algorithms


► Results


► Closing Discussion

1. Throughput
2. Transmission mode:
 - Simplex.
 - Half-Duplex.
 - Full-Duplex.
3. Processing mode:
 - **Express**: data is transmitted immediately as it becomes available, without waiting for the entire message to be received.
 - **Store-and-Forward**: the entire message is received and stored in a buffer before being forwarded to the next hop on the network.
4. Not available time slots (e.g. preamble)
5. Propagation delay

Store-and-Forward Processing Mode

2 Problem statement





Inspired by microarchitecture pipeline design.

Objective:

- **Minimizing the time between the start of scheduling windows** of two different contiguous interfaces in the path of a TS request.

Inspired by microarchitecture pipeline design.

Objective:

- **Minimizing the time between the start of scheduling windows** of two different contiguous interfaces in the path of a TS request.

Constraints:

- Constraint 1: The input-output dependency between two interfaces claims that it is impossible to send a bit without the bit being received by the interface.

Inspired by microarchitecture pipeline design.

Objective:

- **Minimizing the time between the start of scheduling windows** of two different contiguous interfaces in the path of a TS request.

Constraints:

- Constraint 1: The input-output dependency between two interfaces claims that it is impossible to send a bit without the bit being received by the interface.
- Constraint 2: The preemption is not allowed. Each scheduling window is an atomic unit of w_{fe} time slots.

Inspired by microarchitecture pipeline design.

Objective:

- **Minimizing the time between the start of scheduling windows** of two different contiguous interfaces in the path of a TS request.

Constraints:

- Constraint 1: The input-output dependency between two interfaces claims that it is impossible to send a bit without the bit being received by the interface.
- Constraint 2: The preemption is not allowed. Each scheduling window is an atomic unit of w_{fe} time slots.
- Constraint 3: The propagation delay of the e_1 is the lower bound.

Given a time-sensitive network with a previous scheduled TS-load:


Scheduling without reconfiguration

Accepting a new TS request if feasible.

Given a time-sensitive network and an **incumbent scheduling plan** with allocated resources of different TS-requests:

Scheduling with reconfiguration

Accepting a new TS-request and producing, if feasible, as output the new scheduling plan **reducing the number of performed changes** between it and the incumbent one.



* In red are the changes between the incumbent and the new data plane.

Table of Contents

3 Models and Algorithms

- ▶ Introduction
- ▶ Problem statement
- ▶ **Models and Algorithms**
- ▶ Results
- ▶ Closing Discussion

ILP model - Scheduling without reconfiguration

3 Models and Algorithms

Constraints:

1. $\sum_{i \in T_f} x_{feti} \leq 1 \quad \forall e \in E, \forall t \in T_e$
2. $\sum_{t \in T_e} x_{eti} = 1 \quad \forall f \in F, \forall e \in E_f, \forall i \in [1; T_f]$
3. $\sum_{t \in T_{e_2}} (t - 1) * x_{e_2ti} \geq \text{pipeline}(e_1, e_2) + \sum_{t \in T_{e_1}} (t - 1) * x_{e_1ti} \quad \forall i \in [1, T_f], \forall (e_1, e_2) \in E_f$
4. $d_i = \sum_{t \in T_{e_{dest}}} (t - 1) * x_{e_{dest}ti} - \frac{P_f}{\tau_{e_{dest}}}(i - 1) \quad \forall i \in [1; T_f]$
5. $W \geq d_i * \tau_{dest} + d_{dest} \quad \forall i \in [1, T_f], dest \leftarrow E_f[-1]$
6. $W \leq \delta_f$
7. $j \geq d_{i_2} - d_{i_1} \quad \forall i_1, i_2 \text{ s.t. } 1 \leq i_1 \leq i_2 \leq T_f, d_{i_1} \leq d_{i_2}$
8. $\tau_{e_{dest}} * j \leq v_f$

Decision variables:

- Binary $X = \{x_{eti}\}$
- Integer $D = \{d_i\}$
- Integer J
- Integer W

Objective function:

- *minimize* j

ILP model - Scheduling with reconfiguration

(1/2)

3 Models and Algorithms

Decision variables:

- Binary $X = \{x_{feti}\}$
- Binary $X = \{y_{feti}\}$
- Binary $X = \{c_{fet}\}$
- Integer $D = \{d_{fi}\}$
- Integer $J = \{j_f\}$
- Integer Z
- Integer W

Objective function:

- *minimize* $p_1 * Z + p_2 * W + p_3 * \sum_{f \in F} \sum_{e \in E} \sum_{t \in T_e} c_{fet}$

Constraints:

1. $\sum_{f \in F} \sum_{i \in T_f} y_{feti} \leq 1 \quad \forall e \in E, \forall t \in T_e$
2. $\sum_{t \in T_e} x_{feti} = 1 \quad \forall f \in F, \forall e \in E_f, \forall i \in [1; T_f]$
3. $x_{feti} \leq y_{feki} \quad \forall f \in F, \forall e \in E_f, \forall t \in T_e, \forall i \in [1, T_f], \forall k \in [t; t+w_{fe}]$
4. $d_{fi} = \sum_{t \in T_{e_{dest}}} (t-1) * x_{fe_{dest}ti} - \frac{p_f}{\tau_{e_{dest}}} (i-1) \quad \forall f \in F, \forall i \in [1; T_f]$
5. $j_f \geq d_{fi_2} - d_{fi_1} \quad \forall f \in F, \forall i_1, i_2 \text{ s.t. } 1 \leq i_1 \leq i_2 \leq T_f, d_{fi_1} \leq d_{fi_2}$
6. $\tau_{e_{dest}} * d_{fi} + d_{e_{dest}} \leq \delta_f \quad \forall f \in F, \forall i \in [1; T_f]$
7. $\tau_{e_{dest}} * j_f \leq v_f \quad \forall f \in F$
8. $Z \geq j_f * \tau_{last} \quad \forall f \in F, last \leftarrow E_f[-1]$
9. $W \geq d_{fi} * \tau_{last} + d_{last} \quad \forall f \in F, \forall i \in [1, T_f], last \leftarrow E_f[-1]$

ILP model - Scheduling with reconfiguration

(2/2)

3 Models and Algorithms

Decision variables:

- Binary $X = \{x_{feti}\}$
- Binary $X = \{y_{feti}\}$
- Binary $X = \{c_{fet}\}$
- Integer $D = \{d_{fi}\}$
- Integer $J = \{j_f\}$
- Integer Z
- Integer W

Objective function:

- *minimize* $p_1 * Z + p_2 * W + p_3 * \sum_{f \in F} \sum_{e \in E} \sum_{t \in T_e} c_{fet}$

10. $\sum_{t \in T_{e_2}} (t-1) * x_{fe_2ti} \geq \text{pipeline}(e_1, e_2) + \sum_{t \in T_{e_1}} (t-1) * x_{fe_1ti} \forall f \in F, \forall i \in [1, T_f], \forall (e_1, e_2) \in E_f$
11. $\sum_{t \in T_e} t * x_{feti_2} \geq \sum_{t \in T_e} t * x_{feti_1} + 1 \forall f \in F, \forall i_1, i_2 \text{ s.t. } 1 \leq i_1 < i_2 \leq T_f, \forall e \in E_f$


Reconfiguration constraints:

1. $c_{fet} \geq \sum_{i=1}^{T_f} (x_{feti} - s_{feti}) \quad \forall f \in F, \forall e \in E_f, \forall t \in T_e$
2. $c_{fet} + \sum_{i=1}^{T_f} (x_{feti} + s_{feti}) \leq 2 \quad \forall f \in F, \forall e \in E_f, \forall t \in T_e$
3. $c_{fet} \leq \sum_{i=1}^{T_f} (x_{feti} + s_{feti}) \quad \forall f \in F, \forall e \in E_f, \forall t \in T_e$
4. $c_{fet} \geq \sum_{i=1}^{T_f} (s_{feti} - x_{feti}) \quad \forall f \in F, \forall e \in E_f, \forall t \in T_e$

- **Constructive phase:** given a set of TS flows and an empty scheduling data plane generate the local best scheduling. Two sub-problems:
 - Find the **local optimal starting time slot**.
 - Given the starting time slot t define the **optimal allocation**.
- **LS phase:** given a new request that cannot be allocated, explore optimal local solutions that can accept the new scheduling closer to the incumbent scheduling plan.

LS jitter optimizer

3 Models and Algorithms





- ▶ Introduction
- ▶ Problem statement
- ▶ Models and Algorithms
- ▶ **Results**
- ▶ Closing Discussion

Comparing conceptual models:


- ILP model without data plane reconfiguration with circular buffer optimization solved with Gurobi.
- Heuristic model without data plane reconfiguration with jitter optimization LS.

Fractional factorial design of experiment (DoE) with factor T (SF duration) and $\max(B_e)$ (max throughput). Six levels for each factor.


T [ms] \ $\max(B_e)$ [Mbps]	10	20	30	40	80	100
10	C1	C2	C3	C4	C5	C6
20	C7	-	-	-	-	-
30	C8	-	-	-	CZ	-
40	C9	-	-	-	-	-
80	C10	-	-	CX	-	-
100	C11	-	-	-	-	CY




Processing Time factor max throughput




Processing Time factor granularity




Pre-processing Time factor max throughput




Pre-processing Time factor granularity




Max jitter factor max throughput




Max jitter factor granularity



Max Delay factor max throughput




Max Delay factor granularity



Network configuration

4 Results



SF duration	10 ms
Optical-wired	
B_e : Throughput	10 Gbps
a_e : Processed bits per time slot	1 Byte
τ_e : Time slot duration	0.8 ns
d_e : Propagation delay	100 us / 20 Km
WiFi6 (MCS)-5 64-QAM	
B_e : Throughput	48 Mbps
a_e : Processed bits per time slot	3 Byte
τ_e : Time slot duration	500 ns
d_e : Propagation delay	4 us

Table: Network configuration

3000 TS-requests generated randomly from Application 1 and Application 2.

Application 1	
P_f : Period of the flow	1ms
δ_f : Maximum admitted delay	1ms
v_f : Maximum admitted jitter	100 us
$\#f$: Bit transmitted by each iteration	random [90, 120] bytes
E_f : Path	randomMST(src,dest)
Application 2	
P_f : Period of the flow	10ms
δ_f : Maximum admitted delay	10ms
v_f : Maximum admitted jitter	1ms
$\#f$: Bit transmitted by each iteration	random [900, 1200] bytes
E_f : Path	randomMST(src,dest)

Table: Simulation applications






Path	Processing mode	express	storeAndForward
wifi2wifi		C1: 71.1%	C2: 69.86%
wifi2wired		C3: 80%	C4: 77.43%

Table: Simulation configurations with feasibility percentage

*Simulations run over an OpenStack VM with 4vCore and 32 GB of RAM.






Simulation C1

4 Results








Simulation C2

4 Results








Simulation C3

4 Results




Simulation C4

4 Results



Metrics comparison

4 Results



*Orange Application 1, Blue Application 2

Table of Contents

5 Closing Discussion

- ▶ Introduction
- ▶ Problem statement
- ▶ Models and Algorithms
- ▶ Results
- ▶ Closing Discussion

- **Real-time approach:** TAS scheduler minimizes the data plane reconfiguration changes maximising the determinism of the network during the installation of a new scheduling data plane.
- **Heterogeneous network** TAS has to schedule with interfaces with different throughputs thus different *inertial frames of reference*. Supporting TS traffic over the providers' transport network.
- **Multi periods TS-flows.** The scheduler admits the possibility of multiple iterations of a flow in SF. **Circular shifting** optimization inspired by the *circular buffer* pattern, to increase the number of TS accommodated requests.
- **Scheduling pipelining:** TAS scheduler overlaps the assignment of resources and minimizes the latency following a code **pipeline's fashion approach**.

- L. Velasco, G. Graziadei, Y. El Kaisi, J. Villares, O. Muñoz, J. Vidal, and M. Ruiz, "Provisioning of Time-Sensitive and non-Time-Sensitive Flows: from Control to Data Plane" accepted in International Workshop on Time-Sensitive and Deterministic Networking (TENSOR), collocated with the IFIP Networking conference, 2024.
<https://zenodo.org/records/11393029>

Starting from C2 increasing the size of processed bits per time slot.

Optical Processing [Bytes] WiFi Processing [Bytes]	1	2	5	10
3	C2.T1: 0.01%	-	-	-
6	-	C2.T2: 0.25%	-	-
15	-	-	C2.T3: 0.45%	-
30	-	-	-	C2.T4: 1%

Table: Simulation configurations throughput evaluation

Work improvement:

- Validation with a discrete events simulator (ns-3, OMNET++)
- Estimation of the required threshold between the Band of Guard and throughput wasted

Different Approaches:

- Dynamic programming algorithm (if feasible)
- Accepting dynamic TS-request (with varying required resources in time)

TSN scheduling algorithm for real-time applications in a heterogeneous network

Thank you for listening!


Any questions?







- Industrial automation
- Autonomous Vehicles and Intelligent Transportation Systems
- Energy
- Healthcare
- Finance

A TSN Connectivity Manager provides e2e control and includes:

- **Path Computation Element** (PCE) implementing algorithms with different policies computes the path of a new request
- **Time-aware Shaper** (TAS) in charge of producing scheduling for the TS flows to be deployed in the network
- **Network digital twin** that evaluates a set of KPIs of non-TS flows before new (TS or non-TS) flows are deployed.


6. Given a timestamp and a known data plane, return the corresponding TS-queue.






End-To-End Delay. Store and Forward processing

5 Closing Discussion




End-To-End Delay. Express processing

5 Closing Discussion



UML diagram

5 Closing Discussion



Half-Duplex transmission mode

Each interface can only transmit in up-link (UL) time slots, and then the time slots in down-link (DL) are not available. Between e_1, e_2 (links for a half-duplex interface) the following relationship is valid:

$$UL_{e_1} = DL_{e_2} \quad (1)$$


Given a heterogeneous scenario, the number of bits transmitted per time slot depends on the throughput of the network interface.

Space transformation matrix H

The square matrix H contains the space transformation coefficient h_{e_1, e_2} for each couple of network interfaces, such that to pass from interface e_1 to e_2 the coefficient $h_{e_1, e_2} = \frac{a_{e_2}}{a_{e_1}}$ is defined.

Pipeline Dependencies

5 Closing Discussion



Algorithm 4 Overlapping optimization function : `pipeline()`

Require: $e_1, e_2 \in E, \tau_{e_1}, d_{e_1}, w_{fe_1}, \tau_{e_1}, w_{fe_2}, h_{e_1e_2}, h_{e_2e_1}, l_{e_1e_2}$


```

1:  $last_{e_1} \leftarrow w_{fe_1} * \tau_{e_1}$ 
2:  $first_{e_2} \leftarrow timeTransform(e_1, e_2, last_{e_1})$ 
3: if  $e_1.mode == store\&forward$  then
4:    $sigma \leftarrow first_{e_2}$ 
5: else if  $e_1.mode == express$  then
6:   if  $\tau_{e_2} \leq \tau_{e_1} * h_{e_1e_2}$  then
7:      $sigma \leftarrow first_{e_2} - \tau_{e_2} * (w_{fe_2} - ceil(h_{e_2e_1}))$ 
8:   else
9:      $sigma \leftarrow l_{e_1e_2} * \tau_{e_2}$ 
10:  end if
11: end if
12:  $sigma \leftarrow sigma + d_{e_1}$  // adding propagation delay
    return  $\langle sigma \rangle$ 

```

Pipeline Optimization Example

5 Closing Discussion




* All test cases are included in the verification section at unit tests 9 (U9).

T = 40 t.u; w_fe = 4 slots; P_f = 20 t.u; T_f = 2																																								
time	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40
T_e	1	1	1	0	0	1	1	1	1	0	0	1	1	1	1	0	0	1	1	1	1	0	0	1	1	1	1	1	1	1	1	0	0	0	1	1	1	1	1	
nu_fe1	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1	1	1	1	0	0	1	1	1	1	1	0	0	0	0	0	0	1	1	1	0	0	0
nu_fe2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1	1	1	1	0	0	0	0	0	0	1	1	1	0	0	0

*In the graph two iterations of TS flow. In orange is the space reduction according to the pattern search criteria, and in green according to the period criteria.

Circular shifting

5 Closing Discussion



*Circular shifting example for scheduling without reconfiguration. In yellow circular correspondents. In dotted red are the merged time slots.

Parameter	Description
<i>SF definition</i>	
T	Duration of the scheduling superframe of the time-sensitive network.
E	Set of directed links in the topology; index e .
F	Set of time-sensitive flows. Index f .
SF_e	SF for the network interface e . $SF_e = \{s_{et}\}$, each component is equal to 1 if time slot t is available for e , i.e., both it is not already allocated to an existing TS flow and it can be used for transmission.
NSF	Network SF defined as a set of $SF_e \forall e \in E$
<i>Network interfaces definition, index e</i>	
G_e	Set of fixed not available time slots for the network interface e . It can be extended, in the model it covers the guard time slots and the DL time slots of Half Duplex transmissions.
T_e	The set of time slot t of the interface e
τ_e	Time duration of each $t \in T_e$
a_e	Bit processed by each $t \in T_e$
B_e	Throughput of the network interface e
d_e	Propagation delay of the network interface e
$mode_e$	Frame processing mode for the network interface e
<i>Time sensitive flows definition, index f</i>	
E_f	Sorted list of network interfaces in the path of the flow f
P_f	Period of the flow f
δ_f	Maximum allowed delay for f
v_f	Maximum allowed jitter for f
<i>New flow request definition r</i>	
$r = \{E_r, P_r, \delta_r, v_r\}$	New scheduling request for the time-sensitive flow r .

Parameter	Description
T_f	Number of iterations (a.k.a. periods) in the SF for the scheduled flow f
t_e	Number of time slots in one SF for the network interface e
L	Matrix of network interface time division. $L = \{l_{e_1e_2}\}$ where $l_{e_1e_2}$ is the ratio between the duration of the time slot between the network interfaces e_1, e_2 .
H	Matrix of network interface space division. $H = \{h_{e_1e_2}\}$ where $h_{e_1e_2}$ is the different speed coefficient between the interfaces e_1, e_2 .
W	Matrix of scheduling window. $W = \{w_{fe}\}$ where w_{fe} is size of the flow f over the network interface $e \in E_f$.

Control plane flow-chart

5 Closing Discussion





Image credits [9]

Network Interface Queuing System

5 Closing Discussion



Given a job shop environment containing several machines $M = \{M_1, M_2, \dots, M_m\}$, there are several jobs $J = \{J_1, J_2, \dots, J_i, \dots, J_n\}$, each job, say J_i , contains a serial of operations $O_i = \{O_{i1}, O_{i2}, \dots, O_{ij}, \dots, O_{in}\}$ which need to be processed in a predefined technological sequence.

JSSP

Each operation is assigned a machine in M to be processed with a given processing time p_{ij} . Sequencing needs to be done for operations in all machines to minimize the maximum completion time of all jobs, i.e., to minimize the make-span.

Integer Linear Programming (ILP) for solving a JSSP:

- Each network interface is a machine
- Each iteration of a TS request is a job
- A task is the scheduling window of a TS request over a network interface of its path

Objectives:

- Minimize the e2e estimated jitter
- Minimize the e2e estimated delay
- Minimize the number of changes (for scheduling with reconfiguration)

Heuristic - Construct

5 Closing Discussion

Algorithm 10 Constructive phase for heuristic solution: construct()

Require: F, I //Given a set of requests and a set of iterations for the requests

```

1:  $S \leftarrow \{\}$ 
2: for  $f \in F$  do
3:    $f.min\_delay \leftarrow \delta_f$ 
4:    $f.max\_delay \leftarrow 0$ 
5:    $f.jitter \leftarrow 0$ 
6:   for  $i \in I$  do
7:      $C \leftarrow \{\}$ 
8:      $lt_{start} \leftarrow \frac{P_f * (i-1)}{\tau_{E_f[0]} + 1}$ 
9:      $ut2_{start} \leftarrow lt_{start} + \delta_f - latency(f)$ 
10:     $ut3_{start} \leftarrow t_{E_f[0]} - w_{fE_f[0]} * (T_f - 2)$ 
11:    for  $t_{start} \in [lt_{start}, \min(ut3_{start}, ut2_{start})]$  do
12:       $C \leftarrow C \cup candidate(f, i, t_{start})$ 
13:    end for
14:    if  $C == \{\}$  then return INFEASIBLE
15:    end if
16:     $c_{best} \leftarrow \operatorname{argmin}_{c \in C} cost(c)$ 
17:     $S \leftarrow S \cup \{c_{best}\}$ 
18:     $assing(c_{best})$ 
19:     $f.jitter \leftarrow f.jitter + cost(c_{best}).\Delta_j$ 
20:    if  $f.jitter > v.f$  then return INFEASIBLE
21:    end if
22:    if  $f.min\_delay > cost(c_{best}).delay$  then
23:       $f.min\_delay \leftarrow cost(c_{best}).delay$ 
24:    end if
25:    if  $f.max\_delay < cost(c_{best}).delay$  then
26:       $f.max\_delay \leftarrow cost(c_{best}).delay$ 
27:    end if
28:  end for
29: end for
30:  $j \leftarrow \max_{f \in F} (f.jitter)$ 
31:  $d \leftarrow \max_{f \in F} (f.max\_delay)$ 
return  $\langle S, j, d \rangle$ 

```

Heuristic - Candidate

5 Closing Discussion

Algorithm 11 Candidate definition: `candidate()`

Require: f, i, t_{start}

```

1: for  $e \in E_f$  do
2:    $e_{next} \leftarrow e + 1$ 
3:    $t \leftarrow findFirst(e, t_{start}, w_{fe})$ 
4:    $t_{start} \leftarrow l_{e, e_{next}} * (t * \tau_e + pipeline(e, e_{next}))$ 
5:    $c \leftarrow C \cup [(e, t)]$ 
6: end for
7: if  $|c| < |E_f|$  or  $cost(c).delay > \delta_f$  then
8:   return  $\langle \{ \} \rangle$ 
9: end if
10: return  $\langle c \rangle$ 

```

Algorithm 12 Cost function implementation: `cost()`

Require: c_{fi}

```

1:  $delay \leftarrow d_{E_f[-1]} + (c_{fi}[-1].t_{start} - 1) * \tau_{E_f[-1]} - P_f * (i - 1)$ 
2: if  $delay > f.max\_delay$  then
3:    $\Delta_j \leftarrow delay - f.max\_delay$ 
4: else if  $delay < f.min\_delay$  then
5:    $\Delta_j \leftarrow f.min\_delay - delay$ 
6: else
7:    $\Delta_j \leftarrow 0$ 
8: end if
9: return  $\langle \Delta_j, delay, c[0].t_{start} \rangle$ 

```


Algorithm 15 Jitter optimization: jitter_optimize()

Require: f, S

```
1: while True do  
2:    $c_{min} = \operatorname{argmin}_{\{c \in S \mid c.f == f\}} \operatorname{cost}(c).delay$   
3:    $S' \leftarrow S \setminus \{c_{min}\}$   
4:    $\operatorname{deallocate}(c_{min})$   
5:    $f.min\_delay \leftarrow \min_{\{c \in S \mid c.f == f\}} \operatorname{cost}(c).delay$   
6:    $\langle \{c\}, j, d \rangle = \operatorname{constructive}(c_{min}.f, c_{min}.i)$   
7:    $S' \leftarrow S' \cup \{c\}$   
8:   if  $f.min\_delay < \operatorname{cost}(c_{min}).delay$  then  
9:      $S \leftarrow S'$   
10:  else  
11:    return  $\langle S, j, d \rangle$   
11:  end if  
12: end while
```

Reconfiguration with LS dependencies checker

5 Closing Discussion



Heuristic - Reconfigure

5 Closing Discussion

Algorithm 16 LS network reconfiguration: reconfigure()

Require: r, S

```


1:  $R \leftarrow \{\}$ 
2:  $S' \leftarrow S$ 
3: for  $i \in [1, T_r]$  do
4:    $R \leftarrow R \cup \{(r, i)\}$ 
5:    $lt_{start} \leftarrow \frac{P_f * (i-1)}{\tau_{E_f[0]} + 1}$ 
6:    $ut2_{start} \leftarrow lt_{start} + \delta_f - \text{latency}(f)$ 
7:    $ut3_{start} \leftarrow t_{E_f[0]} - w_{fE_f[0]} * (T_f - 2)$ 
8:    $e_{src} \leftarrow E_f[0]$ 
9:   for  $t_{start} \in [lt_{start}, \min(ut3_{start}, ut2_{start})]$  do
10:    if  $T_{e_{src}}[t_{start} - 1] == 0$  then
11:       $c \leftarrow \text{findAssignment}(S, e_{src}, t_{start})$ 
12:       $S' \leftarrow S' \setminus \{c\}$ 
13:       $\text{deallocate}(c.f, c.i)$ 
14:       $R \leftarrow R \cup \{(c.f, c.i)\}$ 
15:    end if
16:  end for
17: end for
18:  $R \leftarrow \text{sort}(R, f : \frac{\delta_f}{|E_f|}, ASC)$ 
19:  $S'', j, d = \text{constructive}(R.flows, R.iterations)$ 
20: if  $S'' == \text{INFEASIBLE}$  then // The request is blocked
    return  $\langle S, j, d \rangle$ 
21: end if
22:  $S, j, d = \text{merge}(S'', S')$ 
    return  $\langle S, j, d \rangle$ 

```


Network loading and scheduling

fragmentation - C2.T1


5 Closing Discussion



(a) 1 Byte, 400 req.



(b) 1 Byte, 1200 req.




(c) 1 Byte, 2000 req.

*Interface 1 of transport network


Network loading and scheduling

fragmentation - C2.T2


5 Closing Discussion



(a) 10 Byte, 400 req.




(b) 10 Byte, 1200 req.



(c) 10 Byte, 2000 req.


*Interface 1 of the transport network




Daniel Bezerra, Assis T. de Oliveira Filho, Iago Richard Rodrigues, Marrone Dantas, Gibson Barbosa, Ricardo Souza, Judith Kelner, and Djamel Sadok.
A machine learning-based optimization for end-to-end latency in tsn networks.
Computer Communications, 195:424–440, 2022.




Bahar Houtan, Mohammad Ashjaei, Masoud Daneshtalab, Mikael Sjödin, and Saad Mubeen.
Synthesising schedules to improve qos of best-effort traffic in tsn networks.
In *Proceedings of the 29th International Conference on Real-Time Networks and Systems*, RTNS '21, page 68–77, New York, NY, USA, 2021. Association for Computing Machinery.




Hyeong Jun Kim, Kyoung Chang Lee, and Suk Lee.
A genetic algorithm based scheduling method for automotive ethernet.
In *IECON 2021 – 47th Annual Conference of the IEEE Industrial Electronics Society*, pages 1–5, 2021.



Jonatan Krolikowski, Sébastien Martin, Paolo Medagliani, Jérémie Leguay, Shuang Chen, Xiaodong Chang, and Xuesong Geng.
Joint routing and scheduling for large-scale deterministic ip networks.
Computer Communications, 165:33–42, 2021.



Yinzhi Lu, Liu Yang, Simon X. Yang, Qiaozhi Hua, Arun Kumar Sangaiah, Tan Guo, and Keping Yu.
An intelligent deterministic scheduling method for ultralow latency communication in edge enabled industrial internet of things.
IEEE Transactions on Industrial Informatics, 19(2):1756–1767, 2023.



Junhong Min, Yongjun Kim, Moonbeom Kim, Jeongyeup Paek, and Ramesh Govindan.
Reinforcement learning based routing for time-aware shaper scheduling in time-sensitive networks.
Computer Networks, 235:109983, 2023.



Zaiyu Pang, Xiao Huang, Zonghui Li, Sukun Zhang, Yanfen Xu, Hai Wan, and Xibin Zhao.

Flow scheduling for conflict-free network updates in time-sensitive software-defined networks.
IEEE Transactions on Industrial Informatics, 17(3):1668–1678, 2021.



Ammad Ali Syed, Serkan Ayaz, Tim Leinmüller, and Madhu Chandra.

Dynamic scheduling and routing for tsn based in-vehicle networks.
In 2021 IEEE International Conference on Communications Workshops (ICC Workshops), pages 1–6, 2021.



L. Velasco, G. Graziadei, Y. El Kaisi, J. Villares, O. Muñoz, J. Vidal, , and M. Ruiz.

Provisioning of time-sensitive and non-time-sensitive flows: from control to data plane.
IFIP Networking 2024, TENSOR, 2024.



Xiaolong Wang, Haipeng Yao, Tianle Mai, Tianzheng Nie, Lin Zhu, and Yunjie Liu.

Deep reinforcement learning aided no-wait flow scheduling in time-sensitive networks.
In 2022 IEEE Wireless Communications and Networking Conference (WCNC), pages 812–817, 2022.



Yang Wang, Jidong Chen, Wei Ning, Hao Yu, Shimei Lin, Zhidong Wang, Guanshi Pang, and Chao Chen.

A time-sensitive network scheduling algorithm based on improved ant colony optimization.
Alexandria Engineering Journal, 60(1):107–114, 2021.