

Integration Manual

for S32K1_S32M24X PORT Driver

Document Number: IM2PORTASRR21-11 Rev0000R3.0.0 Rev. 1.0

1 Revision History	2
2 Introduction	3
2.1 Supported Derivatives	3
2.2 Overview	4
2.3 About This Manual	4
2.4 Acronyms and Definitions	5
2.5 Reference List	5
3 Building the driver	6
3.1 Build Options	6
3.1.1 GCC Compiler/Assembler/Linker Options	6
3.1.1.1 GCC Compiler Options	6
3.1.1.2 GCC Assembler Options	8
3.1.1.3 GCC Linker Options	9
3.1.2 IAR Compiler/Assembler/Linker Options	9
3.1.2.1 IAR Compiler Options	9
3.1.2.2 IAR Assembler Options	10
3.1.2.3 IAR Linker Options	11
3.1.3 GHS Compiler/Assembler/Linker Options	11
3.1.3.1 GHS Compiler Options	11
3.1.3.2 GHS Assembler Options	13
3.1.3.3 GHS Linker Options	13
3.2 Files required for compilation	14
3.3 Setting up the plugins	15
4 Function calls to module	18
4.1 Function Calls during Start-up	18
4.2 Function Calls during Shutdown	18
4.3 Function Calls during Wake-up	18
5 Module requirements	19
5.1 Exclusive areas to be defined in BSW scheduler	19
5.2 Exclusive areas not available on this platform	21
5.3 Peripheral Hardware Requirements	21
5.4 ISR to configure within AutosarOS - dependencies	21
5.5 ISR Macro	21
5.5.1 Without an Operating System	21
5.5.1.1 Using Software Vector Mode	22
5.5.1.2 Using Hardware Vector Mode	22
5.5.2 With an Operating System	22
5.6 Other AUTOSAR modules - dependencies	22
5.7 Data Cache Restrictions	22
5.8 User Mode support	22
5.8.1 User Mode configuration in the module	22
5.8.2 User Mode configuration in AutosarOS	23
5.9 MultiPartition Support	23
6 Main API Requirements	25
6.1 Main function calls within BSW scheduler	25
6.2 API Requirements	25
6.3 Calls to Notification Functions, Callbacks, Callouts	25
7 Memory allocation	26
7.1 Sections to be defined in Port_MemMap.h	26



7.2 Linker command file	27
8 Integration Steps	28
9 External assumptions for driver	29



Chapter 1

Revision History

Revision	Date	Author	Description
1.0	07.03.2025	NXP RTD Team	S32K1_S32M24X Real-Time Drivers AUTOSAR R21-11 Version 3.0.0

Chapter 2

Introduction

- [Supported Derivatives](#)
- [Overview](#)
- [About This Manual](#)
- [Acronyms and Definitions](#)
- [Reference List](#)

This integration manual describes the integration requirements for Port Driver for S32K1_S32M24X microcontrollers.

2.1 Supported Derivatives

The software described in this document is intended to be used with the following microcontroller devices of NXP Semiconductors:

- s32k116_qfn32
- s32k116_lqfp48
- s32k118_lqfp48
- s32k118_lqfp64
- s32k142_lqfp48
- s32k142_lqfp64
- s32k142_lqfp100
- s32k142w_lqfp48
- s32k142w_lqfp64
- s32k144_lqfp48
- s32k144_lqfp64 / MWCT1014S_lqfp64
- s32k144_lqfp100 / MWCT1014S_lqfp100
- s32k144_mapbga100
- s32k144w_lqfp48
- s32k144w_lqfp64
- s32k146_lqfp64
- s32k146_lqfp100 / MWCT1015S_lqfp100

- s32k146_mapbga100 / MWCT1015S_mapbga100
- s32k146_lqfp144
- s32k148_lqfp100
- s32k148_mapbga100 / MWCT1016S_mapbga100
- s32k148_lqfp144
- s32k148_lqfp176
- s32m241_lqfp64
- s32m242_lqfp64
- s32m243_lqfp64
- s32m244_lqfp64

All of the above microcontroller devices are collectively named as S32K1_S32M24X. Note: MWCT part numbers contain NXP confidential IP for Qi Wireless Power

2.2 Overview

AUTOSAR (AUTomotive Open System ARchitecture) is an industry partnership working to establish standards for software interfaces and software modules for automobile electronic control systems.

AUTOSAR:

- paves the way for innovative electronic systems that further improve performance, safety and environmental friendliness.
- is a strong global partnership that creates one common standard: "Cooperate on standards, compete on implementation".
- is a key enabling technology to manage the growing electrics/electronics complexity. It aims to be prepared for the upcoming technologies and to improve cost-efficiency without making any compromise with respect to quality.
- facilitates the exchange and update of software and hardware over the service life of the vehicle.

2.3 About This Manual

This Technical Reference employs the following typographical conventions:

- **Boldface** style: Used for important terms, notes and warnings.
- *Italic* style: Used for code snippets in the text. Note that C language modifiers such "const" or "volatile" are sometimes omitted to improve readability of the presented code.

Notes and warnings are shown as below:

Note

This is a note.

Warning

This is a warning

2.4 Acronyms and Definitions

Term	Definition
API	Application Programming Interface
ASM	Assembler
BSMI	Basic Software Make file Interface
CAN	Controller Area Network
C/CPP	C and C++ Source Code
CS	Chip Select
CTU	Cross Trigger Unit
DEM	Diagnostic Event Manager
DET	Development Error Tracer
DMA	Direct Memory Access
ECU	Electronic Control Unit
FIFO	First In First Out
LSB	Least Significant Bit
MCU	Micro Controller Unit
MIDE	Multi Integrated Development Environment
MSB	Most Significant Bit
N/A	Not Applicable
RAM	Random Access Memory
SIU	Systems Integration Unit
SWS	Software Specification
VLE	Variable Length Encoding
XML	Extensible Markup Language

2.5 Reference List

#	Title	Version
1	Specification of Driver	AUTOSAR Release R21-11
2	S32K1xx Reference Manual	Rev.14.1, 01/2024
3	S32M24x Reference Manual	Rev. 5, 12/2024
4	S32K1xx Data Sheet	Rev. 14, 08/2021
5	S32M2xx Data Sheet	Rev. 7, 12/2024
6	S32K116 Errata	Mask Set Errata for Mask 0N96V Rev. 17/JAN/2024, 1/2024
7	S32K118 Errata	Mask Set Errata for Mask 0N97V Rev. 15/JAN/2024, 1/2024
8	S32K142 Errata	Mask Set Errata for Mask 0N33V Rev. 15/JAN/2024, 1/2024
9	S32K144 Errata	Mask Set Errata for Mask 0N57U Rev. 15/JAN/2024, 1/2024
10	S32K144W Errata	Mask Set Errata for Mask 0P64A Rev. 03/JUL/2024, 7/2024
11	S32K146 Errata	Mask Set Errata for Mask 0N73V Rev. 15/JAN/2024, 1/2024
12	S32K148 Errata	Mask Set Errata for Mask 0N20V Rev. 15/JAN/2024, 1/2024
13	S32M242 Errata	Mask Set Errata for Mask N33V+P69K Rev.1, 8/2024
14	S32M244 Errata	Mask Set Errata for Mask P64A+P69K Rev.1, 8/2024

Chapter 3

Building the driver

- [Build Options](#)
- [Files required for compilation](#)
- [Setting up the plugins](#)

This section describes the source files and various compilers, linker options used for building the driver. It also explains the EB Tresos Studio plugin setup procedure.

3.1 Build Options

- [GCC Compiler/Assembler/Linker Options](#)
- [IAR Compiler/Assembler/Linker Options](#)
- [GHS Compiler/Assembler/Linker Options](#)

The RTD driver files are compiled using:

- NXP GCC 10.2.0 20200723 (Build 1728 Revision g5963bc8)
- IAR ANSI C/C++ Compiler V8.40.3.228/W32 for ARM Functional Safety
- Green Hills Multi 7.1.6d / Compiler 2020.1.4

The compiler, assembler, and linker flags used for building the driver are explained below.

The TS_T40D2M30I0R0 part of the plugin name is composed as follows:

- T = Target_Id (e.g. T40 identifies Cortex-M architecture)
- D = Derivative_Id (e.g. D2 identifies S32K1 platform)
- M = SW_Version_Major and SW_Version_Minor
- I = SW_Version_Patch
- R = Reserved

3.1.1 GCC Compiler/Assembler/Linker Options

3.1.1.1 GCC Compiler Options

Compiler Option	Description
-mcpu=cortex-m4	Targeted ARM processor for which GCC should tune the performance of the code (for S32K14x or S32M24x devices)

Compiler Option	Description
-mcpu=cortex-m0plus	Targeted ARM processor for which GCC should tune the performance of the code (for S32K11x devices)
-mthumb	Generates code that executes in Thumb state
-mlittle-endian	Generate code for a processor running in little-endian mode
-mfpv4-sp-d16	Specifies the floating-point hardware available on the target (for S32K14x or S32M24x devices)
-mfloat-abi=hard	Specifies the floating-point ABI to use. "hard" allows generation of floating-point instructions and uses FPU-specific calling conventions (for S32K14x or S32M24x devices)
-mfpv4-sp-d16	Specifies the floating-point hardware available on the target (for S32K11x devices)
-mfloat-abi=soft	Specifies the floating-point ABI to use. Specifying "soft" causes GCC to generate output containing library calls for floating-point operations (for S32K11x devices)
-std=c99	Specifies the ISO C99 base standard
-Os	Optimize for size. Enables all -O2 optimizations except those that often increase code size
-ggdb3	Produce debugging information for use by GDB using the most expressive format available, including GDB extensions if at all possible. Level 3 includes extra information, such as all the macro definitions present in the program
-Wall	Enables all the warnings about constructions that some users consider questionable, and that are easy to avoid (or modify to prevent the warning), even in conjunction with macros
-Wextra	This enables some extra warning flags that are not enabled by -Wall
-pedantic	Issue all the warnings demanded by strict ISO C. Reject all programs that use forbidden extensions. Follows the version of the ISO C standard specified by the aforementioned -std option
-Wstrict-prototypes	Warn if a function is declared or defined without specifying the argument types
-Wundef	Warn if an undefined identifier is evaluated in an #if directive. Such identifiers are replaced with zero
-Wunused	Warn whenever a function, variable, label, value, macro is unused
-Werror=implicit-function-declaration	Make the specified warning into an error. This option throws an error when a function is used before being declared
-Wsign-compare	Warn when a comparison between signed and unsigned values could produce an incorrect result when the signed value is converted to unsigned.
-Wdouble-promotion	Give a warning when a value of type float is implicitly promoted to double
-fno-short-enums	Specifies that the size of an enumeration type is at least 32 bits regardless of the size of the enumerator values.
-funsigned-char	Let the type char be unsigned by default, when the declaration does not use either signed or unsigned
-funsigned-bitfields	Let a bit-field be unsigned by default, when the declaration does not use either signed or unsigned

Compiler Option	Description
-fomit-frame-pointer	Omit the frame pointer in functions that don't need one. This avoids the instructions to save, set up and restore the frame pointer; on many targets it also makes an extra register available.
-fno-common	Makes the compiler place uninitialized global variables in the BSS section of the object file. This inhibits the merging of tentative definitions by the linker so you get a multiple-definition error if the same variable is accidentally defined in more than one compilation unit
-fstack-usage	This option is only used to build test for generation Ram/↔ Stack size report. Makes the compiler output stack usage information for the program, on a per-function basis
-fdump-ipa-all	This option is only used to build test for generation Ram/↔ Stack size report. Enables all inter-procedural analysis dumps
-c	Stop after assembly and produce an object file for each source file
-DUSE_SW_VECTOR_MODE	Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode
-DI_CACHE_ENABLE	Predefine I_CACHE_ENABLE as a macro, with definition 1. Enables instruction cache initialization in source file system.c under the Platform driver (for S32K14x or S32↔M24x devices)
-DENABLE_FPU	Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initialization in source file system.c under the Platform driver (for S32K14x or S32M24x devices)
-DMCAL_ENABLE_USER_MODE_SUPPORT	Predefine MCAL_ENABLE_USER_MODE_SUPPORT↔ as a macro, with definition 1. Allows drivers to be configured in user mode.
-sysroot=	Specifies the path to the sysroot, for Cortex-M7 it is /arm-none-eabi/newlib
-specs=nano.specs	Use Newlib nano specs
-specs=nosys.specs	Do not use printf/scanf

3.1.1.2 GCC Assembler Options

Assembler Option	Description
-Xassembler-with-cpp	Specifies the language for the following input files (rather than letting the compiler choose a default based on the file name suffix)
-mcpu=cortex-m4	Targeted ARM processor for which GCC should tune the performance of the code (for S32K14x or S32M24x devices)
-mcpu=cortex-m0plus	Targeted ARM processor for which GCC should tune the performance of the code (for S32K11x devices)
-mfpu=fpv4-sp-d16	Specifies the floating-point hardware available on the target (for S32K14x devices)
-mfloat-abi=hard	Specifies the floating-point ABI to use. "hard" allows generation of floating-point instructions and uses FPU-specific calling conventions (for S32K14x devices)
-mfpu=auto	Specifies the floating-point hardware available on the target (for S32K11x devices)

Assembler Option	Description
-mfloat-abi=soft	Specifies the floating-point ABI to use. Specifying "soft" causes GCC to generate output containing library calls for floating-point operations (for S32K11x devices)
-mthumb	Generates code that executes in Thumb state
-c	Stop after assembly and produce an object file for each source file

3.1.1.3 GCC Linker Options

Linker Option	Description
-Wl,-Map,filename	Produces a map file
-T linkerfile	Use linkerfile as the linker script. This script replaces the default linker script (rather than adding to it)
-entry=Reset_Handler	Specifies that the program entry point is Reset_Handler
-nostartfiles	Do not use the standard system startup files when linking
-mcpu=cortex-m4	Targeted ARM processor for which GCC should tune the performance of the code (for S32K14x or S32M24x devices)
-mcpu=cortex-m0plus	Targeted ARM processor for which GCC should tune the performance of the code (for S32K11x devices)
-mthumb	Generates code that executes in Thumb state
-mfpu=fpv4-sp-d16	Specifies the floating-point hardware available on the target (for S32K14x or S32M24x devices)
-mfloat-abi=hard	Specifies the floating-point ABI to use. "hard" allows generation of floating-point instructions and uses FPU-specific calling conventions (for S32K14x or S32M24x devices)
-mfpu=auto	Specifies the floating-point hardware available on the target (for S32K11x devices)
-mfloat-abi=soft	Specifies the floating-point ABI to use. Specifying "soft" causes GCC to generate output containing library calls for floating-point operations (for S32K11x devices)
-mlittle-endian	Generate code for a processor running in little-endian mode
-ggdb3	Produce debugging information for use by GDB using the most expressive format available, including GDB extensions if at all possible. Level 3 includes extra information, such as all the macro definitions present in the program
-lc	Link with the C library
-lm	Link with the Math library
-lgcc	Link with the GCC library
-n	Turn off page alignment of sections, and disable linking against shared libraries
-sysroot=	Specifies the path to the sysroot, for Cortex-M7 it is /arm-none-eabi/newlib
-specs=nano.specs	Use Newlib nano specs
-specs=nosys.specs	Do not use printf/scanf

3.1.2 IAR Compiler/Assembler/Linker Options

3.1.2.1 IAR Compiler Options

Compiler Option	Description
-cpu=Cortex-M4	Targeted ARM processor for which IAR should tune the performance of the code (for S32K14x or S32M24x devices)

Compiler Option	Description
-cpu=Cortex-M0+	Targeted ARM processor for which IAR should tune the performance of the code (for S32K11x devices)
-cpu_mode=thumb	Generates code that executes in Thumb state
-endian=little	Generate code for a processor running in little-endian mode
-fpu=FPv4-SP	Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). Single-precision variant. (for S32K14x or S32M24x devices)
-fpu=none	Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). No FPU. (for S32K11x devices)
-e	Enables all IAR C language extensions
-Ohz	Optimize for size. The compiler will emit AEABI attributes indicating the requested optimization goal. This information can be used by the linker to select smaller or faster variants of DLIB library functions
-debug	Makes the compiler include debugging information in the object modules. Including debug information will make the object files larger
-no_clustering	Disables static clustering optimizations. Static and global variables defined within the same module will not be arranged so that variables that are accessed in the same function are close to each other
-no_mem_idioms	Makes the compiler not optimize certain memory access patterns
-no_explicit_zero_opt	Do not treat explicit initializations to zero of static variables as zero initializations
-require_prototypes	Force the compiler to verify that all functions have proper prototypes. Generates an error otherwise
-no_wrap_diagnostics	Does not wrap long lines in diagnostic messages
-diag_suppress=Pa050	Suppresses diagnostic message Pa050
-DIAR	Predefine IAR as a macro, with definition 1
-DUSE_SW_VECTOR_MODE	Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode.
-DI_CACHE_ENABLE	Predefine I_CACHE_ENABLE as a macro, with definition 1. Enables instruction cache initialization in source file system.c under the Platform driver (for S32K14x or S32M24x devices)
-DENABLE_FPU	Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initialization in source file system.c under the Platform driver (for S32K14x or S32M24x devices)
-DMCAL_ENABLE_USER_MODE_SUPPORT	Predefine MCAL_ENABLE_USER_MODE_SUPPORT as a macro, with definition 1. Allows drivers to be configured in user mode.

3.1.2.2 IAR Assembler Options

Assembler Option	Description
-cpu=Cortex-M4	Targeted ARM processor for which IAR should tune the performance of the code (for S32K14x or S32M24x devices)
-cpu=Cortex-M0+	Targeted ARM processor for which IAR should tune the performance of the code (for S32K11x devices)
-fpu=FPv4-SP	Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). Single-precision variant. (for S32K14x devices)
-fpu=none	Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). No FPU. (for S32K11x devices)
-cpu_mode thumb	Selects the thumb mode for the assembler directive CODE
-g	Disables the automatic search for system include files
-r	Generates debug information

3.1.2.3 IAR Linker Options

Linker Option	Description
-map filename	Produces a map file
-config linkerfile	Use linkerfile as the linker script. This script replaces the default linker script (rather than adding to it)
-cpu=Cortex-M4	Targeted ARM processor for which IAR should tune the performance of the code (for S32K14x or S32M24x devices)
-cpu=Cortex-M0+	Targeted ARM processor for which IAR should tune the performance of the code (for S32K11x devices)
-fpu=FPv4-SP	Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). Single-precision variant. (for S32K14x or S32M24x devices)
-fpu=none	Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). No FPU. (for S32K11x devices)
-entry __start	Treats __start as a root symbol and start label
-enable_stack_usage	Enables stack usage analysis. If a linker map file is produced, a stack usage chapter is included in the map file
-skip_dynamic_initialization	Dynamic initialization (typically initialization of C++ objects with static storage duration) will not be performed automatically during application startup
-no_wrap_diagnostics	Does not wrap long lines in diagnostic messages

3.1.3 GHS Compiler/Assembler/Linker Options

3.1.3.1 GHS Compiler Options

Compiler Option	Description
-cpu=cortexm4	Selects target processor: Arm Cortex M4 (for S32K14x or S32M24x devices)
-cpu=cortexm0plus	Selects target processor: Arm Cortex M0+ (for S32K11x devices)
-thumb	Selects generating code that executes in Thumb state

Compiler Option	Description
-fpu=vfpv4_d16	Specifies hardware floating-point using the v4 version of the VFP instruction set, with 16 double-precision floating-point registers (for S32K14x or S32M24x devices)
-fsingle	Use hardware single-precision, software double-precision FP instructions (for S32K14x or S32M24x devices)
-fsoft	Specifies software floating-point (SFP) mode. This setting causes your target to use integer registers to hold floating-point data and use library subroutine calls to emulate floating-point operations (for S32K11x devices)
-C99	Use (strict ISO) C99 standard (without extensions)
-ghstd=last	Use the most recent version of Green Hills Standard mode (which enables warnings and errors that enforce a stricter coding standard than regular C and C++)
-Osize	Optimize for size
-gnu_asm	Enables GNU extended asm syntax support
-dual_debug	Generate DWARF 2.0 debug information
-G	Generate debug information
-keeptempfiles	Prevents the deletion of temporary files after they are used. If an assembly language file is created by the compiler, this option will place it in the current directory instead of the temporary directory
-Wimplicit-int	Produce warnings if functions are assumed to return int
-Wshadow	Produce warnings if variables are shadowed
-Wtrigraphs	Produce warnings if trigraphs are detected
-Wundef	Produce a warning if undefined identifiers are used in #if preprocessor statements
-unsigned_chars	Let the type char be unsigned, like unsigned char
-unsigned_fields	Bitfields declared with an integer type are unsigned
-no_commons	Allocates uninitialized global variables to a section and initializes them to zero at program startup
-no_exceptions	Disables C++ support for exception handling
-no_slash_comment	C++ style // comments are not accepted and generate errors
-prototype_errors	Controls the treatment of functions referenced or called when no prototype has been provided
-incorrect_pragma_warnings	Controls the treatment of valid #pragma directives that use the wrong syntax
-c	Stop after assembly and produce an object file for each source file
-DUSE_SW_VECTOR_MODE	Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode
-DI_CACHE_ENABLE	Predefine I_CACHE_ENABLE as a macro, with definition 1. Enables instruction cache initialization in source file system.c under the Platform driver (for S32K14x or S32M24x devices)

Compiler Option	Description
-DENABLE_FPU	Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initialization in source file system.c under the Platform driver (for S32K14x or S32M24x devices)
-DMCAL_ENABLE_USER_MODE_SUPPORT	Predefine MCAL_ENABLE_USER_MODE_SUPPORT as a macro, with definition 1. Allows drivers to be configured in user mode

3.1.3.2 GHS Assembler Options

Assembler Option	Description
-cpu=cortexm4	Selects target processor: Arm Cortex M4 (for S32K14x or S32M24x devices)
-cpu=cortexm0plus	Selects target processor: Arm Cortex M0+ (for S32K11x devices)
-fpu=vfpv4_d16	Specifies hardware floating-point using the v4 version of the VFP instruction set, with 16 double-precision floating-point registers (for S32K14x devices)
-fsingle	Use hardware single-precision, software double-precision FP instructions (for S32K14x devices)
-fsoft	Specifies software floating-point (SFP) mode. This setting causes your target to use integer registers to hold floating-point data and use library subroutine calls to emulate floating-point operations (for S32K11x devices)
-preprocess_assembly_files	Controls whether assembly files with standard extensions such as .s and .asm are preprocessed
-list	Creates a listing by using the name and directory of the object file with the .lst extension
-c	Stop after assembly and produce an object file for each source file

3.1.3.3 GHS Linker Options

Linker Option	Description
-e Reset_Handler	Make the symbol Reset_Handler be treated as a root symbol and the start label of the application
-T linker_script_file.ld	Use linker_script_file.ld as the linker script. This script replaces the default linker script (rather than adding to it)
-map	Produce a map file
-keepmap	Controls the retention of the map file in the event of a link error
-Mn	Generates a listing of symbols sorted alphabetically/numerically by address
-delete	Instructs the linker to remove functions that are not referenced in the final executable. The linker iterates to find functions that do not have relocations pointing to them and eliminates them
-ignore_debug_references	Ignores relocations from DWARF debug sections when using -delete. DWARF debug information will contain references to deleted functions that may break some third-party debuggers
-Llibrary_path	Points to library_path (the libraries location) for thumb2 to be used for linking
-larch	Link architecture specific library
-lstartup	Link run-time environment startup routines. The source code for the modules in this library is provided in the src/libstartup directory

Linker Option	Description
-lind_sd	Link language-independent library, containing support routines for features such as software floating point, run-time error checking, C99 complex numbers, and some general purpose routines of the ANSI C library (for S32K14x or S32M24x devices)
-lind_sf	Link language-independent library, containing support routines for features such as software floating point, run-time error checking, C99 complex numbers, and some general purpose routines of the ANSI C library (for S32K11x devices)
-v	Prints verbose information about the activities of the linker, including the libraries it searches to resolve undefined symbols
-keep=C40_Ip_AccessCode	Avoid linker remove function C40_Ip_AccessCode from Fls module because it is not referenced explicitly
-nostartfiles	Controls the start files to be linked into the executable

3.2 Files required for compilation

This section describes the include files required to compile, assemble (if assembler code) and link the Port driver for S32K1_S32M24X microcontrollers. To avoid integration of incompatible files, all the include files from other modules shall have the same AR_MAJOR_VERSION and AR_MINOR_VERSION, i.e. only files with the same AUTOSAR major and minor versions can be compiled.

Port Files

- ..\Port_TS_T40D2M30I0R0\src\Port.c
- ..\Port_TS_T40D2M30I0R0\src\Port_Ipw.c
- ..\Port_TS_T40D2M30I0R0\src\Port_Ci_Port_Ip.c
- ..\Port_TS_T40D2M30I0R0\include\Port.h
- ..\Port_TS_T40D2M30I0R0\include\Port_Ipw.h
- ..\Port_TS_T40D2M30I0R0\include\Port_Ci_Port_Ip.h
- ..\Port_TS_T40D2M30I0R0\include\Port_Ci_Port_Ip_Types.h
- ..\Port_TS_T40D2M30I0R0\include\Port_Ci_Port_Ip_TrustedFunctions.h

Port Generated Files

- Port_Cfg.c - This file should be generated by the user using a configuration tool for compilation.
- Port_[VariantName]_PBcfg.c - This file should be generated by the user using a configuration tool for compilation. The file contains the definition of the init pointer for the respective variant.
- Port_[VariantName]_PBcfg.h - This file contains the extern of pointer config structure with PostBuild variant for the respective variant.
- Port_Cfg.h - This file should be generated by the user using a configuration tool for compilation.
- Port_Ci_Port_Ip_Cfg.c - This file should be generated by the user using a configuration tool for compilation.
- Port_Ci_Port_Ip_Cfg.h - This file should be generated by the user using a configuration tool for compilation.
- Port_Ci_Port_Ip_[VariantName]_PBcfg.c - This file should be generated by the user using a configuration tool for compilation.
- Port_Ci_Port_Ip_[VariantName]_PBcfg.h - This file should be generated by the user using a configuration tool for compilation.

- Port_Ci_Port_Ip_Defines.h - This file should be generated by the user using a configuration tool for compilation.

As a deviation from standard:

- Port_[VariantName]_PBcfg.c - This files will contain the definition for all parameters that are variant aware, independent of the configuration class that will be selected (PC, LT, PB) for HLD
- Port_Ci_Port_Ip_[VariantName]_PBcfg.c - This files will contain the definition for all parameters that are variant aware, independent of the configuration class that will be selected (PC, LT, PB) for IPL
- Port_Ci_Port_Ip_[VariantName]_PBcfg.h - This files will contain the extern of pointer config structure with PostBuild variant for the respective variant.
- Port_Cfg.c - This file will contain the definition for all configuration structures containing only variables that are not variant aware, configured and generated only once. This file alone does not contain the whole structure needed by Port_Init function to configure the driver. Based on the number of variants configured in the EcuC, there can be more than one configuration structure for one module even for PreCompile variant.

Files from Base common folder

- ..\Base_TS_T40D2M30I0R0\include\
- ..\Base_TS_T40D2M30I0R0\header\
- ..\Base_TS_T40D2M30I0R0\src\OsIf_Timer.c
- ..\Base_TS_T40D2M30I0R0\src\OsIf_Timer_System.c

Files from Det folder:

- ..\Det_TS_T40D2M30I0R0\include\Det.h
- ..\Det_TS_T40D2M30I0R0\src\Det.c

Files from Rte folder:

- ..\Rte_TS_T40D2M30I0R0\include\SchM_Port.h
- ..\Rte_TS_T40D2M30I0R0\src\SchM_Port.c

Files from Os folder:

- ..\Os_TS_T40D2M30I0R0\include\Os.h

Note: <plugin_name>: TS_T<40>D<2>M<SW_Version_Major>I<SW_Version_Minor>R0 (i.e. Target_Id = 40 identifies PowerPC architecture and Derivative_Id = 2 identifies the S32K1_S32M24X)

3.3 Setting up the plugins

The Port driver was designed to be configured by using the EB Tresos Studio (version EB tresos Studio 29.0.0 or later.)

Location of various files inside the PORT module folder:

- VSMD (Vendor Specific Module Definition) file in EB tresos Studio XDM format:
 - ..\Port_TS_T40D2M30I0R0\config\Port.xdm
- VSMD (Vendor Specific Module Definition) file(s) in AUTOSAR compliant EPD format:
 - ..\Port_TS_T40D2M30I0R0\autosar\Port_s32k116_lqfp48.epd
 - ..\Port_TS_T40D2M30I0R0\autosar\Port_s32k116_qfn32.epd

- ..\Port_TS_T40D2M30I0R0\autosar\Port_s32k118_lqfp48.epd
- ..\Port_TS_T40D2M30I0R0\autosar\Port_s32k118_lqfp64.epd
- ..\Port_TS_T40D2M30I0R0\autosar\Port_s32k142_lqfp48.epd
- ..\Port_TS_T40D2M30I0R0\autosar\Port_s32k142_lqfp64.epd
- ..\Port_TS_T40D2M30I0R0\autosar\Port_s32k142_lqfp100.epd
- ..\Port_TS_T40D2M30I0R0\autosar\Port_s32k142w_lqfp48.epd
- ..\Port_TS_T40D2M30I0R0\autosar\Port_s32k142w_lqfp64.epd
- ..\Port_TS_T40D2M30I0R0\autosar\Port_s32k144_lqfp48.epd
- ..\Port_TS_T40D2M30I0R0\autosar\Port_s32k144_lqfp64.epd
- ..\Port_TS_T40D2M30I0R0\autosar\Port_s32k144_lqfp100.epd
- ..\Port_TS_T40D2M30I0R0\autosar\Port_s32k144_mapbga100.epd
- ..\Port_TS_T40D2M30I0R0\autosar\Port_s32k144w_lqfp48.epd
- ..\Port_TS_T40D2M30I0R0\autosar\Port_s32k144w_lqfp64.epd
- ..\Port_TS_T40D2M30I0R0\autosar\Port_s32k146_lqfp64.epd
- ..\Port_TS_T40D2M30I0R0\autosar\Port_s32k146_lqfp100.epd
- ..\Port_TS_T40D2M30I0R0\autosar\Port_s32k146_lqfp144.epd
- ..\Port_TS_T40D2M30I0R0\autosar\Port_s32k146_mapbga100.epd
- ..\Port_TS_T40D2M30I0R0\autosar\Port_s32k148_lqfp100.epd
- ..\Port_TS_T40D2M30I0R0\autosar\Port_s32k148_lqfp144.epd
- ..\Port_TS_T40D2M30I0R0\autosar\Port_s32k148_lqfp176.epd
- ..\Port_TS_T40D2M30I0R0\autosar\Port_s32k148_mapbga100.epd
- ..\Port_TS_T40D2M30I0R0\autosar\Port_s32m241_lqfp64.epd
- ..\Port_TS_T40D2M30I0R0\autosar\Port_s32m242_lqfp64.epd
- ..\Port_TS_T40D2M30I0R0\autosar\Port_s32m243_lqfp64.epd
- ..\Port_TS_T40D2M30I0R0\autosar\Port_s32m244_lqfp64.epd
- Code Generation Templates for parameters without variation points:
 - ..\Port_TS_T40D2M30I0R0\generate_PC\include\Port_Cfg.h
 - ..\Port_TS_T40D2M30I0R0\generate_PC\include\Port_Ci_Port_Ip_Cfg.h
 - ..\Port_TS_T40D2M30I0R0\generate_PC\include\Port_Ci_Port_Ip_Defines.h
 - ..\Port_TS_T40D2M30I0R0\generate_PC\src\Port_Cfg.c
- Code Generation Templates for variant aware parameters:
 - ..\Port_TS_T40D2M30I0R0\generate_PB\include\Port_PBcfg.h
 - ..\Port_TS_T40D2M30I0R0\generate_PB\include\Port_Ci_Port_Ip_PBcfg.h
 - ..\Port_TS_T40D2M30I0R0\generate_PB\src\Port_PBcfg.c
 - ..\Port_TS_T40D2M30I0R0\generate_PB\src\Port_Ci_Port_Ip_PBcfg.c

Steps to generate the configuration:

1. Copy the module folders Port_TS_T40D2M30I0R0, Base_TS_T40D2M30I0R0, Resource_TS_T40D2M30I0R0 , Det_TS_T40D2M30I0R0, Rte_TS_T40D2M30I0R0, Ecuc_TS_T40D2M30I0R0, Os_TS_T40D2M30I0R0 into the Tresos plugins folder.
2. Set the desired Tresos Output location folder for the generated sources and header files.
3. Use the EB tresos Studio GUI to modify ECU configuration parameters values.
4. Generate the configuration files.



Chapter 4

Function calls to module

- [Function Calls during Start-up](#)
- [Function Calls during Shutdown](#)
- [Function Calls during Wake-up](#)

4.1 Function Calls during Start-up

None.

4.2 Function Calls during Shutdown

None.

4.3 Function Calls during Wake-up

None.

Chapter 5

Module requirements

- Exclusive areas to be defined in BSW scheduler
- Exclusive areas not available on this platform
- Peripheral Hardware Requirements
- ISR to configure within AutosarOS - dependencies
- ISR Macro
- Other AUTOSAR modules - dependencies
- Data Cache Restrictions
- User Mode support
- MultiPartition Support

5.1 Exclusive areas to be defined in BSW scheduler

In the current implementation, PORT is using the services of Schedule Manager (SchM) for entering and exiting the critical regions, to preserve a resource. SchM implementation is done by the integrators of the RTD using OS or non-OS services. For testing the PORT, stubs are used for SchM. The following critical regions are used in the PORT driver:

Exclusive Areas are used in High level driver layer (HLD)

PORT_EXCLUSIVE_AREA_09 is used in function Port_Init to protect the value of PDDR register resource from read/modify/write operation;

PORT_EXCLUSIVE_AREA_10 is used in function Port_Init to protect the value of PIDR register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_11 is used in function Port_Set2PinsDirection to protect the value of PDDR register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_12 is used in function Port_Set2PinsDirection to protect the value of PIDR register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_13 is used in function Port_Set2PinsDirection to protect the value of PDDR register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_14 is used in function Port_Set2PinsDirection to protect the value of PIDR register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_15 is used in function Port_Init to protect the value of DFER register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_16 is used in function Port_SetPinDirection to protect the value of PDDR register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_17 is used in function Port_SetPinDirection to protect the value of PIDR

Module requirements

register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_18 is used in function Port_SetPinMode to protect the value of Port_Ipw_↔ au16GpioDirChangeability array from read/modify/write operation;

PORT_EXCLUSIVE_AREA_19 is used in function Port_RefreshPortDirection to protect the value of PDDR register resource from read/modify/write operation;

PORT_EXCLUSIVE_AREA_20 is used in function Port_RefreshPortDirection to protect the value of PIDR register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_21 is used in function Port_SetAsUnusedPin to protect the value of PDDR register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_22 is used in function Port_SetAsUnusedPin to protect the value of PIDR register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_23 is used in function Port_SetAsUsedPin to protect the value of PDDR register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_24 is used in function Port_SetAsUsedPin to protect the value of PIDR register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_25 is used in function Port_ResetPinMode to protect the value of PDDR register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_26 is used in function Port_ResetPinMode to protect the value of PIDR register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_27 is used in function Port_SetPinMode to protect the value of PCR register from read/modify/write operation;

Exclusive Areas are implemented in Low level driver layer (IPL)

PORT_EXCLUSIVE_AREA_00 is used in function Port_Ci_Port_Ip_Init to protect the value of DFER registers from read/modify/write operation;

PORT_EXCLUSIVE_AREA_01 is used in function Port_Ci_Port_Ip_Init to protect the value of PSOR register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_02 is used in function Port_Ci_Port_Ip_Init to protect the value of PCOR register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_03 is used in function Port_Ci_Port_Ip_Init to protect the value of PDDR register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_04 is used in function Port_Ci_Port_Ip_Init to protect the value of PIDR register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_05 is used in function Port_Ci_Port_Ip_ConfigureInterleave to protect the value of CHIPCTL register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_06 is used in function Port_Ci_Port_Ip_SetMuxModeSel to protect the value of PCR register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_07 is used in function Port_Ci_Port_Ip_EnableDigitalFilter to protect the value of DFER register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_08 is used in function Port_Ci_Port_Ip_DisableDigitalFilter to protect the value of DFER register from read/modify/write operation;

Critical Region Exclusive Matrix

Below is the table depicting the exclusivity between different critical region IDs from the PORT driver. If there is an “X” in the table, it means that those 2 critical regions cannot interrupt each other.

Exclusive Area Matrix																												
Exclusive Area ID	PORT_EXCLUSIVE_AREA_00	PORT_EXCLUSIVE_AREA_01	PORT_EXCLUSIVE_AREA_02	PORT_EXCLUSIVE_AREA_03	PORT_EXCLUSIVE_AREA_04	PORT_EXCLUSIVE_AREA_05	PORT_EXCLUSIVE_AREA_06	PORT_EXCLUSIVE_AREA_07	PORT_EXCLUSIVE_AREA_08	PORT_EXCLUSIVE_AREA_09	PORT_EXCLUSIVE_AREA_10	PORT_EXCLUSIVE_AREA_11	PORT_EXCLUSIVE_AREA_12	PORT_EXCLUSIVE_AREA_13	PORT_EXCLUSIVE_AREA_14	PORT_EXCLUSIVE_AREA_15	PORT_EXCLUSIVE_AREA_16	PORT_EXCLUSIVE_AREA_17	PORT_EXCLUSIVE_AREA_18	PORT_EXCLUSIVE_AREA_19	PORT_EXCLUSIVE_AREA_20	PORT_EXCLUSIVE_AREA_21	PORT_EXCLUSIVE_AREA_22	PORT_EXCLUSIVE_AREA_23	PORT_EXCLUSIVE_AREA_24	PORT_EXCLUSIVE_AREA_25	PORT_EXCLUSIVE_AREA_26	PORT_EXCLUSIVE_AREA_27
PORT_EXCLUSIVE_AREA_00	x							x	x							x												
PORT_EXCLUSIVE_AREA_01		x																										
PORT_EXCLUSIVE_AREA_02			x																									
PORT_EXCLUSIVE_AREA_03				x						x		x		x			x				x		x				x	
PORT_EXCLUSIVE_AREA_04					x						x		x		x			x			x		x		x		x	
PORT_EXCLUSIVE_AREA_05						x													x				x					
PORT_EXCLUSIVE_AREA_06							x																					x
PORT_EXCLUSIVE_AREA_07	x							x	x							x												
PORT_EXCLUSIVE_AREA_08	x							x	x							x												
PORT_EXCLUSIVE_AREA_09				x						x		x		x			x				x		x		x		x	
PORT_EXCLUSIVE_AREA_10					x						x		x		x				x							x		
PORT_EXCLUSIVE_AREA_11				x						x		x		x							x		x		x		x	
PORT_EXCLUSIVE_AREA_12					x						x		x		x				x				x		x		x	
PORT_EXCLUSIVE_AREA_13				x						x		x		x				x			x		x		x		x	
PORT_EXCLUSIVE_AREA_14					x						x		x		x				x									
PORT_EXCLUSIVE_AREA_15	x							x	x							x												
PORT_EXCLUSIVE_AREA_16										x		x		x			x				x		x		x		x	
PORT_EXCLUSIVE_AREA_17											x		x		x				x									
PORT_EXCLUSIVE_AREA_18																				x								
PORT_EXCLUSIVE_AREA_19				x						x		x		x			x				x		x		x		x	
PORT_EXCLUSIVE_AREA_20					x						x		x		x			x										
PORT_EXCLUSIVE_AREA_21																					x		x		x		x	
PORT_EXCLUSIVE_AREA_22																						x						
PORT_EXCLUSIVE_AREA_23				x						x		x		x														
PORT_EXCLUSIVE_AREA_24					x						x		x		x													
PORT_EXCLUSIVE_AREA_25				x						x		x		x														
PORT_EXCLUSIVE_AREA_26					x						x		x		x													
PORT_EXCLUSIVE_AREA_27							x																					x

Figure 5.1 Critical Region Exclusive Matrix

Note

Extracted table from RTD_PORT_EXCLUSIVE_AREAS.xlsx

5.2 Exclusive areas not available on this platform

None.

5.3 Peripheral Hardware Requirements

The PORT driver uses S32K1_S32M24X's peripheral: PORT_CI and GPIO.

5.4 ISR to configure within AutosarOS - dependencies

None.

5.5 ISR Macro

RTD drivers use the ISR macro to define the functions that will process hardware interrupts. Depending on whether the OS is used or not, this macro can have different definitions.

5.5.1 Without an Operating System

The macro `USING_OS_AUTOSAROS` must not be defined.

Module requirements

5.5.1.1 Using Software Vector Mode

The macro `USE_SW_VECTOR_MODE` must be defined and the ISR macro is defined as: `#define ISR(IsrName) void IsrName(void)`

In this case, the drivers' interrupt handlers are normal C functions and their prologue/epilogue will handle the context save and restore.

5.5.1.2 Using Hardware Vector Mode

The macro `USE_SW_VECTOR_MODE` must not be defined and the ISR macro is defined as: `#define ISR(IsrName) INTERRUPT_FUNC void IsrName(void)`

In this case, the drivers' interrupt handlers must also handle the context save and restore.

5.5.2 With an Operating System

Please refer to your OS documentation for description of the ISR macro.

5.6 Other AUTOSAR modules - dependencies

- **DET:** The DET module is used for enabling Development error detection. The API function used is `Det_ReportError()`. The activation / deactivation of Development error detection is configurable using the `PortDevErrorDetect` configuration parameter.
- **BASE:** The BASE module contains the common files/definitions needed by all RTD modules.
- **RESOURCE:** The RESOURCE module is used to select microcontroller derivatives.
- **RTE:** The RTE module is used to manage the exclusive area inside PORT driver
- **ECUC:** The ECUC module is used for ECU configuration. RTD modules need ECUC to retrieve the variant information.
- **OS:** The OS module is used for OS configuration. RTD modules need OS to retrieve the application information.
- **MCU:** The MCU driver provides services for basic microcontroller initialization, power down functionality, reset and microcontroller specific functions required by other RTD software modules. The clocks need to be initialized prior to using the PORT driver.

5.7 Data Cache Restrictions

None.

5.8 User Mode support

- [User Mode configuration in the module](#)
- [User Mode configuration in AutosarOS](#)

5.8.1 User Mode configuration in the module

The Port module can be run from user mode if 'PortEnableUserModeSupport' is enabled in the configuration of IP layer only.

In this case, the Port module will call the `Sys_GoToSupervisor()` function, execute the `Port_Ci_Port_Ip_↔ConfigureInterleave()` function and switch to User Mode back by calling `Sys_GoToUser()` function.

5.8.2 User Mode configuration in AutosarOS

When User mode is enabled, the driver may have the functions that need to be called as trusted functions in AutosarOS context. Those functions are already defined in driver and declared in the header `<IpName>_Ip_↔_TrustedFunctions.h`. This header also included all headers files that contains all types definition used by parameters or return types of those functions. Refer the chapter [User Mode configuration in the module](#) for more detail about those functions and the name of header files they are declared inside. Those functions will be called indirectly with the naming convention below in order to AutosarOS can call them as trusted functions.

```
Call_<Function_Name>_TRUSTED(parameter1,parameter2,...)
```

That is the result of macro expansion `OsIf_Trusted_Call` in driver code:

```
#define OsIf_Trusted_Call[1-6params](name,param1,...,param6) Call_##name##_TRUSTED(param1,...,param6)
```

So, the following steps need to be done in AutosarOS:

- Ensure `MCAL_ENABLE_USER_MODE_SUPPORT` macro is defined in the build system or somewhere global.
- Define and declare all functions that need to call as trusted functions follow the naming convention above in Integration/User code. They need to visible in `Os.h` for the driver to call them. They will do the marshalling of the parameters and call `CallTrustedFunction()` in OS specific manner.
- `CallTrustedFunction()` will switch to privileged mode and call `TRUSTED_<Function_Name>()`.
- `TRUSTED_<Function_Name>()` function is also defined and declared in Integration/User code. It will un-marshalling of the parameters to call `<Function_Name>()` of driver. The `<Function_Name>()` functions are already defined in driver and declared in `<IpName>_Ip_TrustedFunctions.h`. This header should be included in OS for OS call and indexing these functions.

5.9 MultiPartition Support

The **Port** implements the "MCAL Distribution" according to type III, in which the mappable element is set to Pins. For additional details, please refer to **AUTOSAR_EXP_BSWDistributionGuide**.

The **Port** and the mappable elements can be allocated to zero, one or several ECUC partitions, by means of "**Port↔EcucPartitionRef**". If the Port is mapped to zero ECUC partitions, the **Port** behavior reverts to single-partition implementation, similar to previous Autosar versions. If the **Port** is mapped to one or more ECUC partitions, the Port enforces the following multi-partition assumptions:

1. The Port assumes if there is a single Partition allocated per core, the module will use the CoreID returned by `Port_GetUserId` API to reference the appropriate global data and configuration elements. If there are multiple partitions allocated per core, the module will use the Partition Id returned by `Port_GetUserId` API to reference the appropriate global data and configuration elements.
2. The Port assumes the `EcucPartitionIDs` are defined in a compact/consecutive order, starting from zero. The rationale is that the number of `EcucPartitions` is used for dimensioning the Port internal variables and the `EcucPartitionIDs` are used for indexing those variables. (AR-86601 Zero based and dense IDs for OS-Cores and OS-Applications)
3. The Port assumes that initialization is performed on a single, designated partition. `Port_Init()` is called only once, with a single configuration structure. (Type III).

Module requirements

4. The Port initialization expects the upper layer will pass the correct initialization pointer, specific to the partitions which the driver will use. For example: EcucPartition_1 is assigned to PartitionID 1; Port_Init function will be called with configuration structure init, on Partition 1.
5. The Port will check upon each API call if the requested resource is configured to be available on the current partition, if DET error reporting is enabled.
6. The Port requires that all variables in NonCacheable MemMap sections be allocated accordingly, to avoid data corruption in MultiPartition context.
7. The Port assumes that RTE module implements the EXCLUSIVE AREAS to be partition aware only. The rationale is that the module implementation ensures data integrity by separating the mappable elements for different partitions already, thus implementing the EXCLUSIVE AREAS in a blocking manner (ex: spin-lock) on a MultiPartition scope, might affect the performance of the drivers on the two partitions, although they might access separate HW elements.



Chapter 6

Main API Requirements

- [Main function calls within BSW scheduler](#)
- [API Requirements](#)
- [Calls to Notification Functions, Callbacks, Callouts](#)

6.1 Main function calls within BSW scheduler

None.

6.2 API Requirements

None.

6.3 Calls to Notification Functions, Callbacks, Callouts

None.

Chapter 7

Memory allocation

- [Sections to be defined in Port_MemMap.h](#)
- [Linker command file](#)

7.1 Sections to be defined in Port_MemMap.h

Section name	Section type	Description
PORT_START_SEC_CODE	Code	Start of Memory Section for Code
PORT_STOP_SEC_CODE	Code	End of Memory Section for Code
PORT_START_SEC_CONFIG_DATA↔ A_UNSPECIFIED	Configuration Data	Start of Memory Section for Config Data
PORT_STOP_SEC_CONFIG_DATA↔ _UNSPECIFIED	Configuration	Data End of Memory Section for Config Data
PORT_START_SEC_CONFIG_DATA↔ A_8	Variables	Start of Memory Section for Config Data
PORT_STOP_SEC_CONFIG_DATA↔ _8	Variables	Stop of Memory Section for Config Data
PORT_START_SEC_CONFIG_DATA↔ A_16	Variables	Start of Memory Section for Config Data
PORT_STOP_SEC_CONFIG_DATA↔ _16	Variables	Stop of Memory Section for Config Data
PORT_START_SEC_CONFIG_DATA↔ A_32	Variables	Start of Memory Section for Config Data
PORT_STOP_SEC_CONFIG_DATA↔ _32	Variables	Stop of Memory Section for Config Data
PORT_START_SEC_VAR_CLEARED↔ D_UNSPECIFIED_NO_CACHEABLE	Variables	Variables are cleared to zero by start-up code and located in shared data region
PORT_STOP_SEC_VAR_CLEARED↔ _UNSPECIFIED_NO_CACHEABLE	Variables	End of above section.
PORT_START_SEC_CONST_32	Variables	The parameters that are not variant aware shall be stored in memory section for constants.
PORT_STOP_SEC_CONST_32	Variables	End of above section.
PORT_START_SEC_CONST_16	Variables	The parameters that are not variant aware shall be stored in memory section for constants.

Section name	Section type	Description
PORT_STOP_SEC_CONST_16	Variables	End of above section.

7.2 Linker command file

Memory shall be allocated for every section defined in the driver's "<Module>_MemMap.h.



Chapter 8

Integration Steps

This section gives a brief overview of the steps needed for integrating this module:

1. Generate the required module configuration(s). For more details refer to section [Files Required for Compilation](#)
2. Allocate the proper memory sections in the driver's memory map header file ("`<Module>_MemMap.h`") and linker command file. For more details refer to section [Sections to be defined in `<Module>\_MemMap.h`](#)
3. Compile & build the module with all the dependent modules. For more details refer to section [Building the Driver](#)

Chapter 9

External assumptions for driver

The section presents requirements that must be complied with when integrating the PORT driver into the application.

External Assumption Req ID	External Assumption Text
SWS_Port_00006	The user of the PORT Driver module shall configure the symbolic names of the port pins of the MCU. Note: Out of scope
SWS_Port_00078	The Port Driver module's environment shall call the function Port_Init first in order to initialize the port for use. Note: Out of scope
SWS_Port_00213	If Port_Init function is not called first, then no operation can occur on the MCU ports and port pins. Note: Out of scope
SWS_Port_00215	If the register can affect several hardware modules and if it is not an I/O register, it shall be initialised by the MCU driver. Note: Reason: These requirements are not related to PORT
SWS_Port_00217	One-time writable registers that require initialisation directly after reset shall be initialised by the startup code. Note: Reason: These requirements are not related to PORT
SWS_Port_00218	All the other registers not mentioned before, shall be initialised by the start-up code. Note: Reason: These requirements are not related to PORT
SWS_Port_00071	The Port Driver module's environment shall call the function Port_Init after a reset in order to reconfigure the ports and port pins of the MCU. Note: Out of scope sMcal
EA_RTD_00051	The application shall ensure that Port_Init() is not preempting itself or other PORT functions.
EA_RTD_00052	The application shall ensure that Port_SetPinDirection() and Port_SetPinMode() are not preempting themselves or one each other when called on the same port.
EA_RTD_00071	If interrupts are locked, a centralized function pair to lock and unlock interrupts shall be used.
EA_RTD_00082	When caches are enabled and data buffers are allocated in cacheable memory regions the buffers involved in DMA transfer shall be aligned with both start and end to cache line size. Note: Rationale: This ensures that no other buffers/variables compete for the same cache lines.
EA_RTD_00093	The application shall define EcucCoreIDs in a compact/consecutive order, starting from zero.
EA_RTD_00096	The application shall pass the correct initialization pointer, specific to the partition in which the driver is to be used.

External assumptions for driver

External Assumption Req ID	External Assumption Text
EA_RTD_00106	Standalone IP configuration and HL configuration of the same driver shall be done in the same project
EA_RTD_00107	The integrator shall use the IP interface only for hardware resources that were configured for standalone IP usage. Note: The integrator shall not directly use the IP interface for hardware resources that were allocated to be used in HL context.
EA_RTD_00108	The integrator shall use the IP interface to build a CDD, therefore the BSWMD will not contain reference to the IP interface
EA_RTD_00113	When RTD drivers are integrated with AutosarOS and User mode support is enabled, the integrator shall assure that the definition and declaration of all RTD functions needed to be called as trusted functions follow the naming convention <code>Call<Function_Name>TRUSTED(parameter1,parameter2,...)</code> in Integration/User code. They need to be visible in Os.h for the driver to call them. They will call RTD <code><Function_Name>()</code> as trusted functions in OS specific manner.

How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications - This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

Applications - Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control - This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at <mailto:PSIRT@nxp.com>) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. - NXP B.V. is not an operating company and it does not distribute or sell products.