







Module content

- 1. Introduction to GPU architecture
- 2. CUDA development platform
- 3. CUDA programming examples
- 4. Starting with *swe2d* to *swe2d_gpu* migration

GPUs and parallel computing

- In the 1990s, companies like NVIDIA and AMD pioneered the development of dedicated graphics cards. Accelerate rendering for computer graphics for video games and visual simulations.
- In the 2000s, programmable shaders allowed GPUs to execute custom code for rendering effects.
- In 2006, NVIDIA launched CUDA (Compute Unified Device Architecture), a programing platform that enabled developers to use GPUs for general-purpose computing (GPGPU). CUDA unlocked the massive parallel processing power of GPUs, making them ideal for tasks like scientific simulations, data analysis, and machine learning.
- In the **2010s**, GPU-accelerated computational models appeared for solving geophysical, hydraulic and atmospheric flows in the Earth surface. Computing simultaneously in multiple GPU devices (**High-Performance-Computing or HPC**) allows to solve very-large-scale problems with affordable simulation times.
- Nowadays, GPUs are the cutting-edge technology for scientist computing, Al research, cryptocurrency mining, data centers, autonomous vehicles, and even quantum computing simulations. **Cloud computing** has further enabled GPU access to researchers and developers without owning physical hardware.



(NVIDIA GeForce 256, 1999)



(NVIDIA GeForce RTX 5090, 2025)

CPU (Central Processing Unit)

- Designed for general-purpose computing and sequential task execution.
- Focuses on **low-latency processing** and optimizing for single-threaded performance.
- Features **fewer, more powerful cores** with complex control logic and large caches to handle diverse tasks efficiently.

(AMD Ryzen Threadripper PRO 7995WX, 2023)

GPU (Graphics Processing Unit)

- Specialized for parallel processing and high-throughput computations.
- Optimized for handling thousands of lightweight threads simultaneously.
- Comprises **thousands of smaller, simpler cores** (CUDA cores in NVIDIA GPUs or Stream Processors in AMD GPUs) designed for specific tasks like rendering graphics or performing matrix operations.



(NVIDIA GeForce RTX 5090, 2025)


CPU processors

Single-thread execution

• Each task waits for the completion of the previous task, i.e. sequential processing.

Simultaneous Multi-Threading (SMT)

- Physical core has a full set of execution units and caches
- Physical cores are divided into two logical cores for the operating system, which shares the core resources.
- Tasks are divided and executed simultaneously across multiple threads in a multi-core CPU node.



(Reproduced from Fernández-Pato, 2025)

GPU processors

Thread

- The thread is the smallest unit of execution.
- Thousands of threads can run simultaneously on the GPU kernels.

Block


- Threads are grouped into blocks.
- Collections of threads that can synchronize and communicate using shared memory.

Grid

- The problem is divided into a grid, i.e. collection of blocks that execute the same kernel function.
- Threads in a grid can access to the same (global) memory.

Specialized Units

• Dedicated units for specific tasks, such as RT cores for ray tracing or Tensor cores for AI acceleration.



(Reproduced from Fernández-Pato, 2025)

CPU memory hierarchy

RAM memory

- Large memory shared across all the CPU cores.
- Optimized for random access patterns and complex control flows.
- Primary working memory for I/O communications.

GPU memory hierarchy

Global Memory


- High-capacity memory but with higher latency.
- Accessible by all the threads in the grid.

Shared Memory

- Faster, on-chip memory shared among the treads of each blocks.
- Limited to 48KB per block in most of GPUs.

Registers

- Ultra-fast memory dedicated to individual threads.
- Limited to 255 registers per thread.



(Reproduced from An and Seo, 2020)

CPU parallelism

Single-thread execution

Each task waits for the completion of the previous task, i.e. sequential processing.

Thread-based parallelism (OpenMP)

- Tasks are divided and executed simultaneously across multiple threads in a multi-core CPU node.
- Shared memory, i.e. all threads can access the same memory.
- Easy to implement with compiler directives, such as #pragma omp.

Process-based parallelism (Message Passing Interface)

- The problem can be divided into smaller sub-problems and they are solved simultaneously in independent CPU nodes.
- Distributed memory, i.e. each sub-problem accesses its own memory.
- Scalable performance in clusters but it requires explicit message passing between sub-problems.

CPU parallelism

Single-thread execution
Thread-based parallelism (OpenMP)
Process-based parallelism (Message Passing Interface)

GPU parallelism

SIMT (Single Instruction, Multiple Threads):

- Blocks are scheduled in Streaming Multiprocessors (SMs).
- Threads run in warps, i.e. a group of 32 threads (NVIDIA GPUs) that execute together lockstep.
- Multiple threads execute the same instruction on different data points simultaneously.

Thread divergence:

- Threads can diverge, i.e. follow different execution paths with different execution times.
- This reduces efficiency.

Memory coalescing:

Threads access to consecutive memory locations.

GPU development platforms

There are several GPU development platforms available, each with its own strengths and target use cases.

- **CUDA:** The most widely used platform, especially in for scientific computing and AI.
- OpenCL: Popular for cross-platform and heterogeneous computing.
- HIP: Gaining traction for AMD GPUs and CUDA compatibility.
- **SYCL:** Emerging as a modern C++ alternative for heterogeneous computing.

CUDA platform

https://developer.nvidia.com/



Developer: NVIDIA

Platform Support: Primarily NVIDIA GPUs

• Ease of Use: More user-friendly, extensive documentation, and mature ecosystem

• Performance: Optimized for NVIDIA hardware, often faster on NVIDIA GPUs

API and Ecosystem: Rich ecosystem with libraries (cuBLAS, cuDNN, etc.) and tools (Nsight)

Portability: Limited to NVIDIA GPUs

Adoption: Widely used in scientific computing, AI and deep learning.

• Programming Model: SIMT (Single Instruction, Multiple Threads)

• Community Support: Large community, strong industry support

Module content

- 1. Introduction to GPU architecture
- 2. CUDA development platform
- 3. CUDA programming examples
- 4. Starting with *swe2d* to *swe2d_gpu* migration

CUDA/C++ platforms

The NVIDIA® CUDA® Toolkit provides a comprehensive development environment for C/C++ developers building GPU-accelerated applications.

NVIDIA driver: Enable the operating system and applications to communicate effectively with NVIDIA GPUs.

Compiler: The NVIDIA CUDA Compiler (nvcc) which compiles CUDA/C++ code into applications executable on GPUs.

Runtime: The CUDA API provides functions to manage devices, memory, and execute kernels.

Developing tools: Tools for debugging, profiling, and optimizing CUDA applications.

- nvidia-smi
- compute-sanitizer

Libraries: A set of highly optimized libraries for various domains.

- cuBLAS library is an implementation of Basic Linear Algebra Subprograms (BLAS) on the NVIDIA CUDA runtime.
- cuSPARSE library contains subroutines for handling sparse matrices implemented on the NVIDIA CUDA runtime.

Additional tools: nvtop, VScode, etc.

CUDA/C++ code workflow


GPU-accelerated apps include parallelized CUDA kernels running into a sequential workflow running in the CPU core.

```
// Driven fucntion exected in CPU
                                                    Sequential
     int main()
25
                                                     workflow
         RAM memory allocation and initialization
         GPU selection and setup
         CUDA global memory allocation
         RAM --> CUDA data transfer
         // Kernel invocation with multi-threads
         say hi <<<numBlocks, threadsPerBlock>>> ();
         CUDA --> RAM memory transfer
         Write output files
42
         . . .
```

CUDA kernel parallelized in the GPU device.


CUDA/C++ code workflow

GPU-accelerated apps include parallelized CUDA kernels running into a main driven function running in the CPU core.



CUDA/C++ parallel kernel

- The multi-threaded kernel is partitioned into **thread blocks**, that execute independently from each other.
- Thread blocks are scheduled in an array of Streaming Multiprocessors (SMs).
- GPUs with more multiprocessors execute the program in less time than a GPU with fewer multiprocessors.



CUDA/C++ compilation and execution


• CUDA/C++ code is written in app_code.cu files, including the header:

```
#include <cuda_runtime.h>
```

NVCC compiler is used to create executable files:

- Additional flags for nvcc compiler:
 - -arch=sm_XX to specify the compute capability of the GPU device
 - -G to include memory check information for debugging tools.
 - -03 to enable high-level optimizations
 - -lXXXXX to include external libraries, such as —lcudart or -lcublas.
- The compiled application runs with the command:

nvidia-smi command provides performance data of the GPU during the execution of the application.



Module content

- 1. Introduction to GPU architecture
- 2. CUDA development platform
- 3. CUDA programming examples
- 4. Starting with *swe2d* to *swe2d_gpu* migration

Working in the HERMES supercomputing cluster

HERMES supercomputing cluster is the scientific infrastructure dedicated for researchers at the Institute of Engineering Research (I3A), University of Zaragoza. HERMES has over 3,260 CPU cores, with 5,920 parallel processing threads and 26 TB of RAM. HERMES features 251,392 CUDA cores (including NVIDIA A100 GPUs) and 720 GB of dedicated memory.



Instituto Universitario de Investigación en Ingeniería de Aragón Universidad Zaragoza

CUDA hands-on session during W2

Dedicated computation node with 4 x NVIDIA A100 devices. 20 working user profiles: 4 groups of 5 users each.

- Remote access by Ubuntu terminal: ssh workertfdX@155.210.134.18 -p 4001
- User: workertfdX with X=2,...,20
 Note: workertfd1 is reserved for professors.
- Password: Crumb-Submitter-Thread-Bling

Main step in CUDA/C++ code workflow

Sequential workflow

GPU selection and setup

CUDA memory allocation

CPU-GPU data transfer

CUDA kernel execution

GPU selection and setup

```
Get the number of available GPUs with computing capabilities.

Get the number of available GPUs with computing capabilities.

Get the specific properties of the selected GPU device. The input gpu_id is type integer. The output is class-type cudaDeviceProperties(&props, gpu_id);

cudaDeviceProperties(&props, gpu_id);

Get the specific properties of the selected GPU device. The input gpu_id is type integer. The output is class-type cudaDeviceProp.
```

GPU selection and setup

```
48
                                                            Get the number of available GPUs with computing
    int numGPUs = 0;
    cudaGetDeviceCount(&numGPUs);
                                                            capabilities.
                                                            Get the specific properties of the selected GPU device. The
     int gpu id = 0;
     cudaDeviceProp props;
                                                            input gpu_id is type integer. The output is class-type
     cudaGetDeviceProperties(&props, gpu id);
                                                            cudaDeviceProp.
                                                            Select a specific GPU device to run the parallel CUDA
     int selectedGPU = 0;
     cudaSetDevice(selectedGPU);
                                                            kernels.
                                                            Get the total available memory and the free memory for a
    size t freeMemory, totalMemory;
    cudaMemGetInfo(&freeMemory, &totalMemory);
                                                            specific GPU device.
                                                            It ensures all the CUDA tasks on the GPU device have been
62
    cudaDeviceSynchronize();
                                                            completed before the host (CPU) continues execution.
```

Main step in CUDA/C++ code workflow



GPU selection and setup

CUDA memory allocation

CPU-GPU data transfer

CUDA kernel execution

CUDA memory allocation: Global memory

```
int main() {
   // Host memory
                                                                           Dynamic allocation of computation arrays in the
   size t size = N*sizeof(double);
   double *h_A;
                                                                           host memory
   h A = (double*) malloc(size);
                                                                           Dynamic allocation of computation arrays in the
   double *d A;
   cudaMalloc((void**) &d_A, size);
                                                                           GPU global memory
   int threadsPerBlock = 256;
   int blocksPerGrid = N/threadsPerBlock+1;
                                                                           Parallelized kernel executed in the CUDA grid
   memoryCheck
      <<<bl>docksPerGrid, threadsPerBlock>>>
      (N, size, d A);
                                                                           Free GPU global memory
   cudaFree(d_A);
```

CUDA memory allocation: Thread register memory

```
global void registerMemoryAllocate(int N, size t size, double *d A) {
                                                                             Static register memory allocation
   double rA;
   int idx = ( blockIdx.x * blockDim.x ) + threadIdx.x;
                                                                             Parallel computation of the register at each
   if (idx < N) {
      rA = (double)(idx);
                                                                             thread and output to the global memory array.
      d A[idx] = rA;
int main() {
   int threadsPerBlock = 256;
   int blocksPerGrid = N/threadsPerBlock+1;
                                                                             Parallelized kernel executed in the CUDA grid
   registerMemoryAllocate
       <<<blooksPerGrid, threadsPerBlock>>>
       (N, size, d A);
```

CUDA memory allocation: Block shared memory

```
118
      global void sharedMemoryAllocate(int N, size t size, double *d A) {
        int ithread = threadIdx.x:
                                                                               Dynamical allocation of the shared memory. The
        int idx = ( blockIdx.x * blockDim.x ) + threadIdx.x;
                                                                               idx thread computes to the ithread position in
        extern shared double shared A[];
                                                                               the shared array of the blockIdx.x block.
        if (idx < N) {
           shared A[ithread] = (double)(idx);
                                                                               syncthreads() ensures that all threads have
126
                                                                               finished writing the shared array.
        syncthreads();
        if (idx < N) {
           d A[idx] = shared A[ithread];
                                                                               Parallel output to the global memory array.
     int main() {
        int threadsPerBlock = 256;
        int blocksPerGrid = N/threadsPerBlock+1;
        size t requiredSharedMemory = threadsPerBlock*sizeof(double);
                                                                               Parallelized kernel executed in the CUDA grid.
        sharedMemoryAllocate
                                                                               The size of the shared memory should be
            <<<blooksPerGrid, threadsPerBlock, requiredSharedMemory>>>
                                                                               provided in the CUDA grid definition.
            (N, size, d_A);
```

Main step in CUDA/C++ code workflow



GPU selection and setup

CUDA memory allocation

CPU-GPU data transfer

CUDA kernel execution

CPU-GPU data transfer

```
int main() {
   size t size = N*sizeof(double); // arrays size
   double *h_A = (double*) malloc(size); // host array
   double *d A;
   cudaMalloc((void**) &d A, size); // device array
                                                                             Copy array from host to global memory in the
   cudaMemcpy(d A, h A, size, cudaMemcpyHostToDevice);
                                                                             device
   vectorAdd <<<blooksPerGrid, threadsPerBlock>>> (N, d A, d B);
                                                                             Copy array from device global memory back to
   cudaMemcpy(h B, d B, size, cudaMemcpyDeviceToHost);
                                                                             host memory
   . . .
```

CPU-GPU data transfer

```
int main() {
   size t size = N*sizeof(double); // arrays size
   double *h A = (double*) malloc(size); // host array
   double *d A;
   cudaMalloc((void**) &d A, size); // device array
                                                                             Copy array from host to global memory in the
   cudaMemcpy(d A, h A, size, cudaMemcpyHostToDevice);
                                                                             device
   vectorAdd <<<blooksPerGrid, threadsPerBlock>>> (N, d A, d B);
                                                                             Copy array from device global memory back to
   cudaMemcpy(h B, d B, size, cudaMemcpyDeviceToHost);
                                                                             host memory
   . . .
```

Main step in CUDA/C++ code workflow



GPU selection and setup

CUDA memory allocation

CPU-GPU data transfer

CUDA kernel execution

. . .

CUDA kernel execution: Grid setup

arrayComputation <<<ble>tolocksPerGrid, threadsPerBlock>>> (N, d A);

```
global void arrayComputation(int N, double *A) {
   int idx = ( blockIdx.x * blockDim.x ) + threadIdx.x;
   if (idx < N) {
                                                                           __global__ function executed in the CUDA grid.
      A[idx] = ...
int main() {
   int N = 1000;
                                                                           Number of tasks to execute in the parallel
   double *d A;
                                                                           kernel, i.e. number of threads in the CUDA grid.
   cudaMalloc((void**) &d_A, N*sizeof(double)); // device array
   arrayComputation <<<1, N>>> (N, d A);
                                                                           Single block execution.
   int threadsPerBlock = 256;
   int blocksPerGrid = N/threadsPerBlock + 1;
```

CUDA kernel execution: Grid setup

```
global void arrayComputation(int N, double *A) {
   int idx = ( blockIdx.x * blockDim.x ) + threadIdx.x;
   if (idx < N) {
                                                                            __global__ function executed in the CUDA grid.
      A[idx] = ...
int main() {
   int N = 1000;
                                                                             Number of tasks to execute in the parallel
   double *d A;
                                                                             kernel, i.e. number of threads in the CUDA grid.
   cudaMalloc((void**) &d_A, N*sizeof(double)); // device array
   arrayComputation <<<1, N>>> (N, d A);
   int threadsPerBlock = 256;
   int blocksPerGrid = N/threadsPerBlock + 1;
                                                                             Multiple block execution.
   arrayComputation <<<ble>tolocksPerGrid, threadsPerBlock>>> (N, d A);
```

CUDA kernel execution: Device functions

```
device void addDoubleData(double *A, double *B, double *C) {
                                                                             __device__ function for algebraic in-thread
   (*C) = (*A) + (*B);
                                                                             operations.
global void deviceVectorAdd(int N, double *A, double *B, double *C) {
   int idx = ( blockIdx.x * blockDim.x ) + threadIdx.x;
   if (idx < N) {
       addDoubleData( &(A[idx]), &(B[idx]), &(C[idx]) );
                                                                             addDoubleData is executed in each thread.
int main() {
   int N = 1000;
   double *d A;
   cudaMalloc((void**) &d A, N*sizeof(double)); // device array
   int threadsPerBlock = 256;
   int blocksPerGrid = N/threadsPerBlock + 1;
                                                                             Multiple blocks parallel kernel
   deviceVectorAdd <<<blooksPerGrid, threadsPerBlock>>> (N, d A, d B);
```

GPU kernel execution: Coalescent memory access

```
global void nonCoalescentVectorAdd(int N, double *A, double *B) {
   int idx = ( blockIdx.x * blockDim.x ) + threadIdx.x;
                                                                                Coalescent memory access to A array
   if (idx < N) {
       A[idx] = B[idx*stride];
                                                                                Non-coalescent memory access to B array.
int main() {
   int N = 1000:
   int stride = 8;
   double *d A;
                                                                                Coalescent array
   cudaMalloc((void**) &d A, N*sizeof(double)); // device array
   double *d B;
                                                                                Non-coalescent array
   cudaMalloc((void**) &d_B, stride*N*sizeof(double)); // device array
   int threadsPerBlock = 256;
   int blocksPerGrid = N/threadsPerBlock + 1;
                                                                                Multiple blocks parallel kernel
   nonCoalescentVectorAdd <<<blooksPerGrid, threadsPerBlock>>> (N, d A, d B);
```

Module content

- 1. Introduction to GPU architecture
- 2. CUDA development platform
- 3. CUDA programming examples
- 4. Starting with *swe2d* to *swe2d_gpu* migration

References

Wu, W. (2007). Computational River Dynamics. NetLibrary, Inc, CRC Press.

Fernández-Pato J., et al., 2025. Acceleration of pipeline analysis for irrigation networks through parallelisation in Graphic Processing Units. Biosystems Engineering 252, pp. 1-14.

An, S., and Seo, SC., 2020. Efficient Parallel Implementations of LWE-Based Post-Quantum Cryptosystems on Graphics Processing Units. Mathematics 8(10) pp. 1781.

NVIDIA developers, 2025. https://developer.nvidia.com/

CUDA Toolkit Documentation v12.8 Update 1, 2025. https://docs.nvidia.com/cuda/

Aragón Institute of Engineering Research I3A, 2025. https://i3a.unizar.es/es







