# CPU-Lite (Single-Cycle CPU)

Name: Jonathan J. Rodriguez

CSC343 - Computer Organization Lab, Spring 2020

Instructor: Izidor Gertner

## The City College of New York



## Table of Contents

Objective	3
Board Specifications & Software Used	3
Design Specifications & Functionality	3
Conclusion	16

## Objective

The objective of this laboratory exercise is to create a single-cycle CPU-Lite that will work like a regular processor. It will feature 32 4-byte registers, Control Module, Instruction Memory module, several multiplexers, Data Memory, Extended Module, and Program Counter to work like a full-fledged CPU. All instructions will work under one clock-cycle. We will also have to adjust that clock cycle period in order to fit all of the component executions properly. All operations are based on the MIPS architecture.

### **Board Specifications & Software Used**

- 1. Altera DE2 Board (Quartus II 13.0 sp1)
- 2. Model Sim

## **Design Specifications & Functionality**

#### 2-To-1 Mux

```
C:\Users\JRodr\Dropbox\Spring 2020 CCNY\CSC343 - Computer Organization Lab\RODR_2TO 1MUX.vhd (/rodr_testbenchcpu/uut/RODR_Mu
 Ln#
       library ieee;
      use ieee.std_logic_l164.all;
use ieee.std_logic_arith.all;
      use ieee.std logic unsigned.all;
      entity RODR 2TO1MUX is
 8
         generic (nbits: natural);
        port( RODR_A: in std_logic_vector(nbits-1 downto 0);
 10
           RODR_B: in std_logic_vector(nbits-1 downto 0);
 11
           RODR_SEL : in std_logic;
 12
           RODR_OUT : Out std_logic_vector(nbits-1 downto 0));
 13
 14
      end RODR 2TO1MUX;
 15
       Architecture LogicFunction of RODR_2TO1MUX is
 17
 18
         process (RODR_SEL, RODR_A, RODR_B)
 19
           case RODR_SEL is
 20
 21
          when '0' =>
 22
             RODR OUT <= RODR A;
 23
          when others =>
 24
             RODR_Out <= RODR_B;
            end case:
         end process;
      end LogicFunction;
```

Figure 1: 2-to-1 Mux

In this figure shown above is the 2-to-1 mux that will be used in 4 instances throughout the system (this will be explained later). Within the entity, we take in two inputs **RODR\_A** and **RODR\_B** along with a select signal that will choose between the two, named **RODR\_SEL**. The one selected will then be pushed out of the mux, named **RODR\_OUT**.

This mux is used in four places:

- 1. Program Counter Control (PCC): To decide whether to not increment the PCC by 4 bytes or by4 + 32-bit extended immediate from the instruction register.
- 2. ALU Control Select: Decide whether or not the ALU will take the data from the second register address or as the 32-bit extended immediate from the instruction register.
- 3. Register Destination Select: Decide whether to insert the address of the RT or RD register for inputting data based on the ALU functionality.
- 4. Writing to Register Select: Decide whether to take the first register's data from the register array with the second register's data or the data from the Data Memory Module.

#### ALU

```
. C:\Users\JRodr\Dropbox\Spring 2020 CCNY\CSC343 - Computer Organization Lab\RODR_ALU.vhd (/rodr_testbenchcpu/uut/RO
 Ln#
 1
        LIBRARY ieee ;
 2
        USE ieee.std logic 1164.all ;
        USE ieee.std logic unsigned.all;
 3
 4
 5
          ENTITY RODR ALU IS
          generic (nbits : natural := 32);
 6
          PORT(RODR_IN1 : in std_logic_vector(nbits-1 downto 0);
RODR_IN2 : in std_logic_vector(nbits-1 downto 0);
 7
 8
               RODR ALUCtr : in std logic vector (1 downto 0);
 9
10
               RODR OUT
                            : out std logic vector(nbits-1 downto 0));
11
          END RODR ALU ;
```

Figure 2: ALU Entity

Shown above is the ALU ports. There is only one instance of this and will house the necessary operations for all the functionality of the system. It will take in two vectors of 32-bit size, named **RODR\_IN1** and **RODR\_IN2**. It will also take in a control signal that will tell it when to add, subtract, or do an or immediate function, named **RODR\_ALUCtr**. The output will then be the result of **RODR\_ALUCtr**, named **RODR\_OUT**.

```
13
     ARCHITECTURE LogicFunction OF RODR ALU IS
14
15
     signal tempOut : std logic vector (nbits -1 downto 0) := (others => '0');
16
17
18
       process (RODR IN1, RODR IN2, RODR ALUCtr, tempOut)
19
20
      case RODR_ALUCtr is
21
22
         when "00" => -- ADD
23
          tempOut <= RODR IN1 + RODR IN2;
24
         when "01" => -- SUB
25
           tempOut <= RODR IN1 - RODR IN2;
26
        when "10" => -- ORI
           tempOut <= RODR_IN1 OR RODR_IN2;
27
28
       when others =>
29
           tempOut <= (others => '0');
30
      end case;
31
32
      RODR Out <= tempOut;
33
    end process;
34
35
    END LogicFunction;
```

Figure 3: ALU Architecture

The architecture shown above is simple. Based on the control signal **RODR\_ALUCTR**, it will then tell us whether to add, subtract, or do an or immediate operation. In any other case, the output will be all 0's. The result will then get outputted from **tempOut** to **RODR\_Out**.

#### Control Module

```
🚃 C:\Users\JRodr\Propbox\Spring 2020 CCNY\CSC343 - Computer Organization Lab\RODR_Control.vhd (/rodr_testbenchcpu/uut/RODR_CTRL) - Default 🚃
  Ln#
    1
           LIBRARY ieee ;
           USE ieee.std_logic_ll64.all ;
           USE ieee.std logic unsigned.all;
             ENTITY RODR_Control IS
            generic(nbits : natural := 32);
PORT(RODR_IN : in std_logic_vector(nbits-1 downto 0);
                  RODR Zero : in std logic vector (nbits -1 downto 0);
                  RODR ALUCtr : out std logic vector (1 downto 0); -- Control (ADD, SUB, ORI)

RODR MemWr : out std logic; -- Control deciding when to write into a register or not
   10
  11
                 RODR MemtoReg : out std logic; -- Control Deciding when to take data from Data Memory into register
RODR RegWr : out std logic; -- Control deciding whether to write or not to a register
RODR_ExtOp : out std logic; -- Control deciding whether to zero extend or sign extend
                  RODR ExtOp : out std logic; -- Control deciding whether to zero extend or sign extend RODR_ALUSrc : out std logic; -- Control Deciding between busB from RegAr OR immExtend32
   13
  14
                  RODR RegDst : out std logic; -- Control Deciding between RT and RD register RODR PCSrc : out std logic);
   15
  16
              END RODR Control ;
   17
```

Figure 4: Control Entity

Shown above is the control operation that will provide for all the functionality for all modules in the system. It will take in the information from the Instruction Memory module and take the opcodes/FUNCT and decide what flags to output for their right execution.

```
19
     ARCHITECTURE LogicFunction OF RODR Control IS
20
       signal RODR_OPCODE : std_logic_vector(5 downto 0);
21
       signal RODR_RS : std_logic_vector(4 downto 0);
22
23
      signal RODR RT: std logic vector(4 downto 0);
       signal RODR RD: std logic vector (4 downto 0);
24
25
       signal RODR SHAMT: std logic vector (4 downto 0);
      signal RODR FUNCT: std logic vector(5 downto 0);
26
       signal RODR IMMEDIATE : std_logic_vector(15 downto 0);
27
   Begin
28
       RODR OPCODE <= RODR IN(nbits-1 downto nbits-6);
29
        RODR_RS <= RODR_IN(nbits-7 downto nbits-11);</pre>
30
       RODR RT <= RODR IN(nbits-12 downto nbits-16);</pre>
31
       RODR RD <= RODR IN (nbits-17 downto nbits-21);
33
        RODR_SHAMT <= RODR_IN(nbits-22 downto nbits-26);</pre>
34
        RODR FUNCT <= RODR IN (nbits-27 downto nbits-32);
        RODR IMMEDIATE <= RODR IN(nbits-17 downto nbits-32);
```

Figure 5: Control Signals

Shown above are the control sub signals that are used that parse the input, **RODR\_IN**. The Opcode portion is the first 6 bits of the input and supports functionality for the Immediate instructions sets. RS, RT, and RD are the addresses to specific registers within the register file. **RODR\_SHAMT** is used for determining the shift amount for a register. **RODR\_FUNCT** is used to support functionality for the register-to-register instruction sets. **RODR\_Immediate** are the last 16 bits and is used for Immediate instruction sets.

```
process (RODR_OFCODE, RODR_RS, RODR_RT, RODR_RD, RODR_SHAMT, RODR_FUNCT, RODR_IMMEDIATE, RODR_Zero)
38
      variable ALUctr : std logic vector (1 downto 0) := (others => '0');
39
      variable MemWr, MemtoReg, RegWr, ExtOp, ALUSrc, RegDst, PCSrc : std_logic := '0';
40
      if (RODR_OPCODE = "0000000") then
         case RODR FUNCT is
43
           when "1000000" => -- ADD (20 HEX)
             ALUctr := "00";
45
             MemWr := '0';
             MemtoReg := '0';
             RegWr := '1';
            ExtOp := '0';
49
             ALUSrc := '0';
             RegDst := '1';
50
             PCSrc := '0';
           when "100010" => -- SUB (22 HEX)
53
            ALUctr := "01";
            MemWr := '0';
             MemtoReg := '0';
             RegWr := '1';
             ExtOp := '0';
             ALUSrc := '0';
              RegDst := '1';
            PCSrc := '0';
```

Figure 6: Control Process

The control will help with understanding which operation will be done first. Because the opcode shows all 0s, we are then using the register-to-register instruction sets. This will house the **ADD** and **SUB** instructions. **ALUCtr** was specified in *figure 3* and is a two-bit instruction that controls whether it will add ("00"), sub ("01"), or ORI ("10"). **MemWr** will control whether we will be writing to the Data Memory module ('1') or not ('0'). **MemtoReg** will go to a mux and will determine whether we will be extracting the data from the output of the ALU or from the Data Memory module. **RegWr** is a control signal that will determine whether the input to the register array will write to the register specified as the destination. **ExtOp** will control whether to zero-extend or sign-extend the 16-bit immediate value into 32-bits. **ALUSrc** goes to a mux and

controls whether to take the second data signal from the register array or the immediate value. **RegDst** determines to either take the destination address that goes into the register array as the RT or RD register. **PCSrc** will go to another mux for the program counter and will determine whether or not the program counter will increment by 4 bytes or by 4 + the immediate number.

```
when others =>
62
             ALUctr := "11";
            MemWr := '0';
63
            MemtoReg := '0';
64
65
            RegWr := '0';
            ExtOp := '0';
66
             ALUSrc := '0';
67
             RegDst := '0';
68
             PCSrc := '0';
69
70
         end case;
71
       else
72
        case RODR OPCODE is
73
          when "001101" => -- ori (13 HEX)
            ALUctr := "10";
74
            MemWr := '0';
75
76
77
            MemtoReg := '0';
            RegWr := '1';
            ExtOp := '1';
78
79
             ALUSrc := '1';
            RegDst := '0';
80
            PCSrc := '0';
81
82
          when "100011" => -- lw (23 HEX)
            ALUctr := "00";
83
            MemWr := '0';
84
85
             MemtoReg := '1';
             RegWr := '1';
86
87
             ExtOp := '1';
             ALUSrc := '1';
88
```

Figure 7: Control Process 2

In case the opcode does not equal all 0s, it will then start the Immediate instruction set controls. Here we do or immediate, load word, store word, branch not equal (BNE) and branch equal (BEQ).

```
RegDst := '0';
                 PCSrc := '0';
 90
              when "101010" => -- sw (2C HEX)
 91
                ALUctr := "00";
MemWr := '1';
 92
 93
                MemtoReg := '0';
RegWr := '0';
 94
 95
               RegWr := '0';
ExtOp := '1';
ALUSrc := '1';
RegDst := '0';
 96
 97
 98
                PCSrc := '0';
 99
             when "000100" => -- BEQ (4 HEX)
100
                ALUctr := "01";
101
                MemWr := '0';
102
                MemtoReg := '0';
103
                RegWr := '0';
ExtOp := '0';
104
105
                ALUSrc := '0';
RegDst := '0';
106
107
                108
109
                   PCSrc := '1';
110
                else
                  PCSrc := '0';
111
112
                end if;
              when "000101" => -- BNE (5 HEX)
113
                ALUctr := "01";

MemWr := '0';

MemtoReg := '0';
114
115
116
```

Figure 8: Control Process 3

```
MemtoReg := '0';
RegWr := '0';
ExtOp := '0';
117
118
                      119
120
121
122
                         PCSrc := '1';
123
                      else
                   else
PCSrc := '0';
end if;
when others =>
ALUctr := "11";
MemWr := '0';
124
125
126
127
128
                     MemtoReg := '0';
RegWr := '0';
ExtOp := '0';
129
130
131
                      ALUSrc := '0';
RegDst := '0';
132
133
134
                      PCSrc := '0';
               end case;
135
136
137
138
             RODR_ALUCTT <= ALUCTT;
RODR MemWr <= MemWr;
             RODR_MemtoReg <= MemtoReg;
RODR_RegWr <= RegWr;</pre>
```

Figure 9: Control Process 4

```
when others =>
              ALUctr := "11";
             MemWr := '0';
              MemtoReg := '0';
             RegWr := '0';
              ExtOp := '0';
132
              ALUSrc := '0';
              RegDst := '0';
133
              PCSrc := '0';
134
          end case;
135
136
        end if:
137
        RODR ALUCTT <= ALUCTT;
138
        RODR MemWr <= MemWr;
        RODR MemtoReg <= MemtoReg;
        RODR_RegWr <= RegWr;
      RODR_ExtOp <= ExtOp;
       RODR_ALUSrc <= Al/rodr_testbenchcpu/uut/ExtOp
RODR_RegDst <= Re0
142
143
144
        RODR PCSrc <= PCSrc;
145
     end process;
146
     END LogicFunction;
147
```

Figure 10: Control Process 5

At the very end we put these signals from the process into the output of the control module to be sent out to various places in the CPU system.

#### Immediate Extender

```
library ieee;
     use ieee.std logic 1164.all;
3
     use ieee.numeric_std.all;
     entity RODR Extender is
6
7
       generic(nbits: natural := 16);
8
      port( RODR_IN: in std_logic_vector(nbits-1 downto 0);
9
         RODR SEL: in std logic;
         RODR_OUT : Out std_logic_vector(nbits*2-1 downto 0));
10
11
12
     end RODR Extender;
13
14
      architecture LogicFunction of RODR Extender is
15
16
17
     process (RODR IN, RODR SEL)
18
      if (RODR SEL = '0') then -- OR IMMEDIATE
19
20
         RODR_Out <= std_logic_vector(resize(unsigned(RODR_IN), RODR_OUT'length));</pre>
                     -- LOAD and STORE Instructions
21
         RODR_Out <= std_logic_vector(resize(signed(RODR_IN), RODR_OUT'length));</pre>
22
       end if:
24
     end process;
25
     end LogicFunction;
```

Figure 11: Immediate Extender Code

Shown above is the immediate extender. It will always do this process, but its output will only be used when doing immediate operations and **ALUSrc** = '1'. It takes the input from the Instruction Memory module's last 16-bits. **RODR\_SEL** will come from the **ExtOp** control signal and will determine whether to extend the 16-bits to 32-bit unsigned or signed. **RODR OUT** will then take that selection as its output.

#### Instruction Memory Module

```
LIBRARY ieee ;
USE ieee.std_logic_ll64.all ;
     USE ieee.numeric std.all;
3
4
5
      ENTITY RODR InstrMem IS
      generic(nbits : natural := 32);
7
      PORT(RODR_PCSource : in std_logic_vector (nbits-1 downto 0);
8
       RODR_CLK : in std logic;
9
           RODR Out : out std logic vector (nbits-1 downto 0));
10
       END RODR InstrMem ;
11
```

Figure 12: Instruction Memory Module

The instruction memory module has the instruction register operations that will be sent to both the control module, register array, and the extender module. **RODR\_PCSource** comes from the mux that controls whether to use the normal program counter signal or to branch to a different instruction within the instruction module. **RODR\_CLK** is then used to control this operation and will then send its output using **RODR\_Out**.

```
12
      ARCHITECTURE LogicFunction OF RODR InstrMem IS
13
      type RODR Memory is array (0 to 31) of std logic vector(nbits-1 downto 0);
14
15
16
     signal RODR InstructionMem : RODR Memory := (
17
      "000000000000000001000100000100000", -- Add $r2, $r0, $r1
       "0000000000000000010001000000100010", -- Sub $r2, $r0, $r1
       "0011010000000001000000000000000000", -- ori $r1, $r0, 1
19
       "10001100000000010000000000000001", -- lw $r1, $r0, 1
20
      "101010000000000010000000000000001", -- sw $r1, $r0, 1
21
      "000100000000000010000000000000001", -- BEQ $r0, $r1, 1
22
      "000101000000000010000000000000001", -- BNE $r0, $r1, 1
24
      others=> (others=>'0'));
25
     Begin
26
27
     process (RODR PCSource, RODR CLK)
      if (Rising_Edge (RODR_CLK)) then
29
30
        RODR_Out <= RODR_InstructionMem(to_integer(unsigned(RODR_PCSource(2 downto 0))));</pre>
31
       end if;
32
     end process;
33
34
     END LogicFunction;
```

Figure 13: Instruction Memory Architecture

Shown above is the architecture. In order to house the instruction register output, we have to create a new type called **RODR\_Memory**. This will be 32 slots long and will each have 32-bits to be assigned within them. Once that has been created, we create a new signal called **RODR\_InstructionMem** with this type and start to store instruction sets that we want to run throughout the program. We will then run a process to determine which one of those instructions will be executed based on the program counter sent within this module.

#### Program Counter Module

```
LIBRARY ieee ;
      USE ieee.std logic 1164.all ;
      USE ieee.std logic unsigned.all;
       ENTITY RODR PC IS
        generic(nbits : natural := 32);
 6
        PORT(RODR_IN : in std_logic_vector (nbits-1 downto 0);
RODR_CLK : in std_logic;
 8
            RODR_OUT : out std_logic_vector (nbits-1 downto 0));
10
       END RODR PC ;
12
      ARCHITECTURE LogicFunction OF RODR PC IS
13
14
15
       process (RODR IN, RODR CLK)
16
17
        variable PCNext : std logic vector(nbits-1 downto 0) := (others => '0');
18
        if (Rising Edge (RODR_CLK)) then
             PCNext := RODR_IN;
20
21
             RODR_Out <= PCNext;
22
          end if:
23
       end process;
24
      END LogicFunction;
```

Figure 14: Program Counter

Shown above is the program counter module. This will be used to control the instructions in the Instruction Memory Module. **RODR\_IN** will take in signals from a mux that will determine whether the program counter goes up by 4 or 4 + the immediate value (will be shown later). **RODR\_CLK** is the clock that will control when the program counter changes. **RODR\_Out** will then be the output of the new program counter value. The architecture is very simple as the process only stores the inputted value and then outputs it when the rising edge of the clock comes in.

#### Register Array Module

```
LIBRARY ieee ;
          USE ieee.std_logic_ll64.all;
          USE ieee.std_logic_unsigned.all;
         use IEEE.numeric_std.ALL;
 5
            ENTITY RODR RegAr IS
            generic(nbits : natural := 32);
            PORT (RODR SrcAddr : IN STD_LOGIC_VECTOR (4 downto 0);

RODR SrcAddr : IN STD_LOGIC_VECTOR (4 downto 0);

RODR_DstAddr : IN STD_Logic_Vector (4 downto 0);

RODR_Data : in std_logic_vector (31 downto 0);

RODR_REGWr : in std_logic;
 8
G
10
11
                RODR_Clock : in std logic;
RODR_OUT1 : OUT STD_LOGIC_VECTOR (nbits-1 downto 0);
RODR_OUT2 : OUT STD_LOGIC_VECTOR (nbits-1 downto 0));
14
15
        END RODR RegAr ;
16
```

Figure 15: Register Array Module

The register array module controls all 32 registers that can be used to input and output from to be used for computation in the ALU. It will take in two source addresses (RODR\_SrcAddr & RODR\_SrcAddr2), and one destination address (RODR\_DstAddr). It will also take in data once the ALU computation has completed and goes through the last mux (RODR\_Data). RODR\_RegWr is a control signal from the Control Module that will determine if the destination register will be written to or not. RODR\_Clock will be used to output the correct data through RODR\_OUT1 and RODR\_OUT2.

```
ARCHITECTURE LogicFunction OF RODR RegAr IS
19
20
        process(RODR_SrcAddr, RODR_SrcAddr2, RODR_DstAddr, RODR_RegWr, RODR_Clock, RODR_Data)
       variable srcreg1, srcreg2, destreg : std_logic_vector (4 downto 0) := (others => variable Data : std_logic_vector (31 downto 0) := (others => '0');
variable regwr : std_logic := '0';
          srcregl := RODR_SrcAddr;
          srcreg2 := RODR SrcAddr2;
         destreg := RODR_DstAddr;
regwr := RODR_RegWr;
30
31
32
33
34
35
36
37
38
          Data := RODR Data;
         if(rising_edge(RODR_Clock)) then
RODR_OUT1 <= r(to_integer(unsigned(srcreg1)));
RODR_OUT2 <= r(to_integer(unsigned(srcreg2)));</pre>
            case regwr is
When '0' =>
When '1' =>
39
40
41
                r(to_integer(unsigned(destreg))) <= Data;
              When others =
             end case;
43
          end if;
      end process;
END LogicFunction;
```

Figure 16: Register Array Architecture

All the register array modules will then go through the architecture shown above. We also have created a new type here called **RODR\_RegInput** that will store and retrieve data from this register array. We then create a signal **r** that will use that data type to initialize those registers. Inside the process, we simply output the data from the registers selected as the two source addresses. However, if the **RODR\_RegWr** control signal is '1', we have to write from the input **RODR\_Data** into the destination register.

#### Master File

```
LIBRARY ieee ;
2
     USE ieee.std logic 1164.all ;
3
     USE ieee.std logic unsigned.all;
4
    ENTITY RODR MasterFile IS
6
      generic(nbits : natural := 32);
7
      PORT (RODR Clock : in std logic;
8
           RODR ALUResult : out std logic vector(nbits-1 downto 0);
           RODR_PCOutput : out std_logic_vector(nbits-1 downto 0);
9
         RODR RegResult : out std logic_vector(nbits-1 downto 0));
10
      END RODR MasterFile ;
11
```

Figure 17: Master File

The master file will have all the components before and contain all the connections between them. For porting, we just control the clock signal (RODR\_Clock) which will be done in our testbench file. The output will then be the ALU result (RODR\_ALUResult), the Program Counter output (RODR\_PCOutput), and the Register result that goes into the Register Array Module (RODR\_RegResult).

```
ARCHITECTURE LogicFunction OF RODR MasterFile IS
14
       Component RODR 2TO1MUX is
15
16
         generic(nbits: natural := 32);
         port ( RODR A: in std logic vector (nbits-1 downto 0);
17
           RODR B: in std logic vector(nbits-1 downto 0);
            RODR SEL : in std logic;
19
20
           RODR OUT : Out std logic vector(nbits-1 downto 0));
21
22
       end Component;
23
24
       Component RODR InstrMem IS
25
         generic(nbits : natural := 32);
         PORT(RODR_PCSource : in std_logic_vector (nbits-1 downto 0);
26
27
              RODR_CLK : in std_logic;
28
              RODR_Out : out std logic_vector (nbits-1 downto 0));
29
       END Component;
30
       Component RODR PC IS
31
         generic(nbits : natural := 32);
32
33
         PORT(RODR_IN : in std_logic_vector (nbits-1 downto 0);
34
             RODR CLK : in std logic;
              RODR_OUT : out std_logic_vector (nbits-1 downto 0));
       END Component;
```

Figure 18: Components within the Master File

Shown above are all the components previously created based on the other sections.

```
Component RODR Control IS
                 generic(nbits : natural := 32);
                 PORT (RODR_IN : in std_logic_vector(nbits-1 downto 0);
                   RODR Zero: in std_logic_vector (nbits -1 downto 0);

RODR_ALUCtr : out std_logic_vector (1 downto 0); -- Control (ADD, SUB, ORI)

RODR_MemWr : out std_logic; -- Control deciding when to write into a register or not

RODR_MemtoReg : out std_logic; -- Control Deciding when to take data from Data Memory into register
                   RODR RegWr : out std_logic; -- Control deciding whether to write or not to a register RODR_ExtOp : out std_logic; -- Control deciding whether to zero extend or sign extend
45
                   RODR RegDst : out std logic; -- Control Deciding between busB from RegAr O.

RODR PCSrc : out std logic; -- Control Deciding between RT and RD register

RODR PCSrc : out std logic):
                                             : out std_logic; -- Control Deciding between busB from RegAr OR immExtend32
48
49
            END Component;
51
52
           Component RODR ALU IS
             generic(nbits : natural := 32);
           PORT(RODR_IN1 : in std_logic_vector(nbits-1 downto 0);
RODR_IN2 : in std_logic_vector(nbits-1 downto 0);
RODR_ALUCtr : in std_logic_vector (1 downto 0);
55
           RODR_OUT : out std_logic_vector(nbits-1 downto 0));
END Component;
57
58
           Component RODR_DataMem IS
                generic(nbits : natural := 32);
PORT(RODR_WrEN : in std_logic
61
                                              : in std logic;
                    RODR Addr : in std logic vector(nbits-1 downto 0);
RODR DataIN : in std logic vector(nbits-1 downto 0);
RODR_Clock : in std_logic;
                    RODR DataOUT : out std logic vector(nbits-1 downto 0));
            END Component ;
```

Figure 19: Components within the Master File

```
Component RODR_RegAr IS
70
         generic (nbits : natural := 32);
        PORT (RODR_SrcAddr : IN STD_LOGIC_VECTOR (4 downto 0);
71
             RODR_SrcAddr2 : IN STD_Logic_Vector (4 downto 0);
72
             RODR DstAddr : IN STD Logic vector (4 downto 0);
RODR Data : in std logic vector (31 downto 0);
RODR RegWr : in std logic;
73
74
                               : in std_logic;
75
             RODR RegWr
            RODR_Clock : in std_logic;
             RODR OUT1 : OUT STD LOGIC VECTOR (nbits-1 downto 0);
RODR OUT2 : OUT STD LOGIC VECTOR (nbits-1 downto 0));
78
79
       END Component;
80
        Component RODR Extender is
81
        generic (nbits: natural := 16);
82
       port( RODR_IN: in std_logic_vector(nbits-1 downto 0);
83
84
          RODR SEL: in std logic;
          RODR_OUT : Out std_logic_vector(nbits*2-1 downto 0));
85
86
87
       end Component;
88
89
        signal ProgramCounter : std_logic_vector (31 downto 0) := (Others => '0');
         signal PC1 : std_logic_vector (31 downto 0) := (others => '0');
90
         signal PC2 : std logic vector (31 downto 0) := (others => '0');
        signal PCOut : std_logic_vector (31 downto 0) := (others => '0');
        signal InstMemOut : std logic vector(31 downto 0) := (others => '0');
        signal RDAddress : std_logic_vector(4 downto 0) := (others => '0');
signal RTAddress : std_logic_vector(4 downto 0) := (others => '0');
96
         signal RSAddress : std logic vector(4 downto 0) := (others => '0');
```

Figure 20: Components within Master File + signals

Shown here is more components. We then show all the signals that go into these components. We create them here as they will be used when we start to port map all the components and connect them properly.

```
signal RegDst : std logic
          signal PCSrc : std_logic := '0';
100
          signal RegDestAddr : std_logic_vector(4 downto 0) := (others => '0');
signal busW : std_logic_vector (31 downto 0) := (others => '0');
signal RegWr : std_logic := '0';
101
102
103
          signal busA : std logic vector(31 downto 0) := (others => '0');
          signal busB : std_logic_vector(31 downto 0) := (others => '0');
          signal ImmExtend32 : std_logic_vector(31 downto 0) := (others => '0');
signal ALUSrc : std_logic := '0';
107
108
109
          signal ALUbusB : std_logic_vector (31 downto 0) := (others => '0');
110
          signal Imm16 : std_logic_vector(15 downto 0) := (others => '0');
signal ExtOp : std_logic := '0';
111
112
113
          signal ALUCtr : std logic vector (1 downto 0) := (others => '0');
114
          signal ALUOut : std_logic_vector (31 downto 0) := (others => '0');
115
116
          signal MemWr : std_logic := '0';
          signal DataMemOut : std_logic_vector(31 downto 0) := (others => '0');
118
119
120
          signal MemtoReg : std_logic := '0';
121
122
123
124
          Imml6 <= InstMemOut(15 downto 0);</pre>
125
          RDAddress <= InstMemOut(nbits-17 downto nbits-21);
126
127
          RTAddress <= InstMemOut(nbits-12 downto nbits-16);
          RSAddress <= InstMemOut(nbits-7 downto nbits-11);
```

Figure 21: More Signals in Master File + Signal Addressing

We have more signals above for port mapping. After the "Begin" keyword, we start to initialize some of them. For **Imm16**, we take the last 15 bits from the instruction memory module (signal called **InstMemOut**). We then start to parse out the RD, RT, and RS addresses from that signal as well and put them into their own respective signals.

```
PORT MAP (PC1, PC2, PCSrc, ProgramCounter);
        RODR PCMux : RODR 2TO1MUX
         RODR ProC : RODR PC
132
        RODR_InstMem
133
                        : RODR_InstrMem
                                                       PORT MAP (PCOut, RODR_Clock, InstMemOut);
        RODR_CTRL : RODR_COntrol FORT MAP (InstMemOut, ALUCUT, MemWr, MemtoReg, RegWr, ExtOp, ALUSTC, RegDst, PCSro);
134
         RODR MuxRegDest : RODR 2TO1MUX GENERIC MAP (5) FORT MAP (RDAddress, RTAddress, RegDst, RegDestAddr);
136
137
138
        RODR_RegArray : RODR_RegAR
                                                        PORT MAP (RSAddress, RTAddress, RegDestAddr, busW, RegWr, RODR_Clock, busA, busB);
139
140
        RODR_MuxExtSEL : RODR_2TO1MUX
                                                        PORT MAP (busB, ImmExtend32, ALUSrc, ALUbusB);
                                                 PORT MAP (Imm16, ExtOp, ImmExtend32);
141
142
        RODR_Extend : RODR_Extender
        RODR_ALU1 : RODR_ALU
143
144
                                                       PORT MAP (bush, ALUbush, ALUCtr, ALUOut);
145
146
        RODR_DatMem : RODR_DataMem
                                                       PORT MAP (MemWr, ALUOut, busB , RODR Clock, DataMemOut);
        RODR_MuxEnd : RODR_2TO1MUX
147
148
                                                       PORT MAP (ALUOut, DataMemOut, MemtoReg, busW);
149
150
        process (PC1, PC2, PCOut, ImmExtend32)
          PC1 <= PCOut + 1;
PC2 <= PC1 + ImmExtend32;
151
152
153
        end process;
154
155
156
        RODR ALUResult <= ALUOut;
         RODR_PCOutput <= PCOut;
        RODR RegResult <= busW:
       end LogicFunction;
```

Figure 22: Port Map + Processes within Master File

Shown above is the port mapping structure for all the components. We start with **RODR\_PCMux**, which is the controller to the program counter. **PC1** and **PC2** are the selections to either increment the counter by 4 or 4 + the immediate value. It uses **PCSrc** to decide and then output using **ProgramCounter**. This then goes into the program counter component to get stored and outputted. **RODR\_CTRL** will then take the instruction from the instruction memory module and start outputting a bunch of flags towards other components within the system. The register array will then get a mux for its destination address as we use **RegDst** to determine whether the destination register either goes to RD or RT register. We then have **RODR\_MuxExtSEL** that will control the second signal the ALU will take in (second data from register array or immediate value). We then also have a data memory module, called **RODR\_DatMem** that will be used for loading and storing data using the address provided into it with the **MemWr** = '1'. Lastly, we have a mux that will either take the result from the ALU or the data from Data Memory Module.



```
LIBRARY ieee;
USE ieee.std_logic_ll64.all;
USE ieee.std_logic_unsigned.all;

ENTITY RODE TestbenchCPU IS
generic(N : natural := 32);
END RODE TestbenchCPU;
```

Figure 23: Testbench

Shown above is the testbench entity portion. We do not need any ports as we are using this to test our code. We only have a generic value of 32 that will be passed out to ensure that everything we are using is 32-bits long.

```
ARCHITECTURE LogicFunction OF RODR_TestbenchCPU IS
9
      signal Clock : std logic := '0';
10
       signal ALUResult : std_logic_vector(N-1 downto 0) := (others => '0');
11
       signal PCOutput : std logic vector(N-1 downto 0) := (others => '0');
signal RegResult: std_logic_vector(N-1 downto 0) := (others => '0');
12
13
14
15
16
      Component RODR_MasterFile IS
       generic(nbits : natural := 32);
17
18
         PORT (RODR Clock : in std logic;
          RODR ALUResult : out std_logic_vector(nbits-1 downto 0);
19
           RODR PCOutput : out std logic vector(nbits-1 downto 0);
            RODR RegResult : out std logic vector(nbits-1 downto 0));
21
22
       END Component;
23
      Begin
24
        uut : RODR MasterFile PORT MAP (Clock, ALUResult, PCOutput, RegResult);
26
27
       process
28
        begin
29
            Wait for 1 ns:
            Clock <= '1';
31
            wait for 1 ns;
            Clock <= '0';
33
     end process;
34
     END LogicFunction;
```

Figure 24: Testbench Architecture

Shown above is the testbench architecture. We will be controlling the clock using this file. The outputs that will be shown in simulation is the **Clock**, **ALUResult**, **PCOutput**, and **RegResult**. We then call only one component, the **RODR\_MasterFile** that has all our components put together into one. We then port map that in this file. In the end, we start a process that will only clock the process and continue to do so until we stop the program.

#### Conclusion

In this laboratory exercise, I have learned how to create a single-cycle CPU. We have done this by taking the Opcode/FUNCT portion of the instruction memory and using the control module that will decide the operations of all the other modules in the system. They all work under one clock signal which is amazing as there are so many signals that need to be processed

before the next rising edge comes. I learned that with the use of the program counter, it will change between the add, sub, ori, lw, sw, BNE, and BEQ. The addition will add the two data that goes inside the ALU and add them. Subtraction will then go inside the ALU and subtract them. Or Immediate then takes the value from the RS register and the immediate value and the output will be done via an OR gate. Loading and storing words shows how to input and output from the Data Memory Module. Lastly, Branch equal and Branch not equal will move to a different location using the program counter and increment it to the next instruction. Overall, this experiment was amazing, and I hope to take this information into the future.