Multiplication, Multiplication Accumulator, and Division

Name: Jonathan J. Rodriguez

CSC343 - Computer Organization Lab, Spring 2020

Instructor: Izidor Gertner

The City College of New York



Table of Contents

Objective	3
Board Specifications & Software Used	3
Design Specifications & Functionality	3
Waveforms	Error! Bookmark not defined.
Analysis	Error! Bookmark not defined.
Conclusion	17

Objective

The objective of this laboratory exercise is to continue using the instruction register to apply changes to specific registers. We will be creating multiplication and division opcodes as an extra operation for register-to-register operation. We will also be creating a multiplication accumulator. The multiplication will be done using a comparison between bits of the second operand and "multiply" if there is a logical '1'. The division will be done using a comparison between the two operands and ensuring that division can be done.

Board Specifications & Software Used

- 1. Altera DE2 Board (Quartus II 13.0 sp1)
- 2. Altera DE1-SOC Board (Quartus Prime 16.0)
- 3. Model Sim

Design Specifications & Functionality

Multiplication Unsigned

```
when "011001" => -- Multiply Unsigned (19 HEX)
280
281
                   RODR_templ := r(to_integer(unsigned(RODR_RS)));
282
                   RODR templResize := std logic vector(resize(unsigned(RODR templ), 64));
283
                  RODR_temp2 := r(to_integer(unsigned(RODR_RT)));
284
                   RODR shift := 0;
285
                   RODR temp := (others => '0');
286
                   for i in 0 to 31 loop
287
                      if (RODR temp2(i) = '0') then
288
289
                         RODR shift := RODR shift + 1;
                       elsif(RODR temp2(i) = '1') then
290
291
                         RODR_ans := to_stdlogicvector(to_bitvector(RODR_templResize) sll RODR_shift);
292
                         RODR_temp := RODR_temp + RODR_ans;
293
                        RODR shift := RODR shift + 1;
294
                      end if;
                   end loop;
295
                  r(to integer(unsigned(RODR RD))+1) <= RODR temp(31 downto 0); --LO
296
297
                  r(to_integer(unsigned(RODR_RD))) <= RODR_temp(63 downto 32); -- HI
```

Figure 1: Code for Unsigned Multiplication

For this part, we have created an operation that will allow for unsigned multiplication. Using all components created from the previous lab regarding general operations with the use of the instruction register and register array, we can call this function. This portion is called using the 6-bit opcode for **FUNCT** using the opcode specified in line 280 of this figure. We then use **RODR_temp1** and **RODR_temp2** to store the contents of each register for us to compute with. **RODR_temp1Resize** is used to expand temp1 to 64 bits as our operation will be shifting it whenever any temp2 bit has a logical '1'. **RODR_shift** will be used as our way of shifting the

bits that are being accumulated every time we do a calculation. **RODR_temp** will be used to store our output and parse it into two register for low and high bits.

We call a for loop from 0 to 31 as there are 32 bits from the second register's data. We use this as our way of saying whether based on this bit if we will be adding 0 or the entire bit sequence of the first operand into our result. If any bit from the second operand is '0', then we simply add to the shift counter. If any of them are '1', we allocate space into our result provided the current offset that is currently on. As we add from each operation, we shift to ensure that we add every result in their right base. The result will be placed into two registers based on the RD portion of the instruction register and its adjacent register (hi and low, respectively).

Multiplication Signed

```
when "011000" => -- Multiply Signed (18 HEX)
203
                   RODR_templ := r(to_integer(unsigned(RODR_RS)));
                   RODR_temp2 := r(to_integer(unsigned(RODR_RT)));
204
                   RODR_shift := 0;
205
206
                   RODR temp := (others => '0');
207
                   if (RODR temp1(31) = '0' and RODR temp2(31) = '0') then
208
                  RODR_templResize := std_logic_vector(resize(unsigned(RODR_templ), 64));
209
210
                  for i in 0 to 31 loop
                      if(RODR_temp2(i) = '0') then
211
                         RODR shift := RODR shift + 1;
212
                       elsif(RODR_temp2(i) = '1') then
214
                         RODR ans := to stdlogicvector(to bitvector(RODR templResize) sll RODR shift);
                         RODR_temp := RODR_temp + RODR_ans;
215
216
                         RODR_shift := RODR_shift + 1;
217
                       end if;
218
                   end loop;
                  r(to integer(unsigned(RODR RD))+1) <= RODR temp(31 downto 0); --LO
220
221
                  r(to_integer(unsigned(RODR_RD))) <= RODR_temp(63 downto 32); -- HI
222
223
                   elsif(RODR temp1(31) = '1' and RODR temp2(31) = '0') then
225
                   RODR temp1 := not RODR temp1 + 1;
226
                   RODR_templResize := std_logic_vector(resize(unsigned(RODR_templ), 64));
227
228
                  for i in 0 to 31 loop
                      if (RODR_temp2(i) = '0') then
229
                         RODR shift := RODR shift + 1;
231
                       elsif(RODR temp2(i) = '1') then
                         RODR_ans := to_stdlogicvector(to_bitvector(RODR_templResize) sll RODR shift);
232
233
                         RODR_temp := RODR_temp + RODR_ans;
234
                         RODR shift := RODR shift + 1;
235
                       end if;
236
                    end loop;
                   RODR temp := not RODR temp + 1;
237
                  r(to_integer(unsigned(RODR_RD))+ 1) <= RODR_temp(31 downto 0); --LO
238
                  r(to_integer(unsigned(RODR RD))) <= RODR_temp(63 downto 32); -- HI
```

Figure 2: First part of multiplication signed

The multiplication signed portion is very similar to the unsigned portion as it inherits the shifting of the first operand. However the end result will always be different depending on the first bit of the operands. If **RODR_temp1** or **RODR_temp2** have their MSB equal to '1', then

we must perform two's complement. This is to ensure that our current algorithm continues to work as it works only for magnitude operations. However, we also perform two's complement on **RODR_temp** before storing them in registers as we need to ensure that the signed notation is preserved.

```
elsif (RODR temp1(31) = '0' and RODR temp2(31) = '1') then
243
                   RODR templResize := std logic vector(resize(unsigned(RODR templ), 64));
244
                   RODR temp2 := not RODR temp2 + 1;
245
246
                   for i in 0 to 31 loop
                      if (RODR_temp2(i) = '0') then
247
                         RODR shift := RODR_shift + 1;
248
                       elsif(RODR_temp2(i) = '1') then
249
250
                         RODR ans := to stdlogicvector(to bitvector(RODR templResize) sll RODR shift);
251
                         RODR temp := RODR temp + RODR ans;
252
                        RODR shift := RODR shift + 1;
253
                       end if:
                   end loop;
254
                  RODR_temp := not RODR temp + 1;
255
256
                  r(to integer(unsigned(RODR RD))+ 1) <= RODR temp(31 downto 0); --LO
257
                  r(to_integer(unsigned(RODR RD))) <= RODR temp(63 downto 32); -- HI
258
259
                  elsif(RODR_temp1(31) = '1' and RODR_temp2(31) = '1') then
261
                   RODR temp1 := not RODR temp1 + 1;
                  RODR_templResize := std_logic_vector(resize(unsigned(RODR_templ), 64));
262
263
                  RODR_temp2 := not RODR_temp2 + 1;
264
265
                  for i in 0 to 31 loop
                      if (RODR temp2(i) = '0') then
266
                         RODR_shift := RODR_shift + 1;
267
268
                       elsif(RODR_temp2(i) = '1') then
                         RODR_ans := to stdlogicvector(to bitvector(RODR_templResize) sll RODR_shift);
                         RODR temp := RODR temp + RODR ans;
270
271
                         RODR_shift := RODR_shift + 1;
272
                       end if:
                   end loop;
273
                  r(to integer(unsigned(RODR RD))+ 1) <= RODR temp(31 downto 0); --LO
275
276
                   r(to_integer(unsigned(RODR_RD))) <= RODR_temp(63 downto 32); -- HI
277
                   end if;
```

Figure 3: Second part of VHDL code of Multiplication Signed

For example, if two negative numbers are multiplied, we forget about the signs and simply multiply the two operands. Only at the very end when completing the computation is when you think about what happens when multiplying two negative numbers. In this scenario, we don't do two's complement on the output as we want a positive answer at the end. However, if the two numbers are opposite in sign, the answer will be negative and this two's complements needs to be done.

Figure 4: VHDL code for Unsigned Division

In this section, we talk about unsigned division. There are many ways to do binary division, however we chose the simplest way to do so, which is a comparison between the two operands. Again, **RODR_temp1** and **RODR_temp2** will be used to store register RS and RT information, respectively. We are now also using a variable called **RODR_counter** that will be our quotient when running the comparison.

The comparison occurs if the first operand is bigger than the second. Subtraction and division are very similar as it confirms that there is a multiple of that number within the first operand, and that is counted via the quotient (**RODR_counter** variable). We also decrement every time temp1 is bigger than temp2 as it allows us to use temp1 to then be our remainder if the second operand can't be bigger than 0 (or be a multiple of that operand). The remainder than gets stored in the adjacent register of RD while the quotient gets stored on RD itself by converting from an integer to an std_logic_vector.

Division Signed

```
299
                  when "011010" => -- Divide Signed(1A HEX)
                    RODR_templ := r(to_integer(unsigned(RODR_RS)));
300
301
                    RODR_temp2 := r(to_integer(unsigned(RODR_RT)));
302
                    RODR_counter := 0;
303
                   if (RODR_templ(31) = '0' and RODR_temp2(31) = '0') then
304
305
                       while RODR_temp1 >= RODR_temp2 loop
306
                        RODR_temp1 := RODR_temp1 - RODR_temp2;
307
                         RODR counter := RODR counter + 1;
                       end loop;
308
                     r(to_integer(unsigned(RODR_RD))+1) <= RODR_temp1;
309
310
                     r(to_integer(unsigned(RODR_RD))) <= std_logic_vector(to_unsigned(RODR_counter, 32));
311
                    elsif(RODR_temp1(31) = '1' and RODR_temp2(31) = '0') then
312
                    RODR temp1 := not RODR_temp1 + 1;
while RODR_temp1 >= RODR_temp2 loop
RODR_temp1 := RODR_temp1 - RODR_temp2;
313
314
315
                         RODR counter := RODR_counter - 1;
316
317
                       end loop:
                    r(to integer(unsigned(RODR RD))+1) <= RODR templ;
318
                    r(to_integer(unsigned(RODR_RD))) <= (std_logic_vector(to_signed(RODR_counter, 32)));
319
320
                    elsif(RODR templ(31) = '0' and RODR temp2(31) = '1') then
321
                    RODR_temp2 := not RODR_temp2 + 1;
322
                      while RODR temp1 >= RODR temp2 loop
323
                        RODR temp1 := RODR temp1 - RODR temp2;
324
325
                         RODR counter := RODR counter - 1;
326
                       end loop;
                     r(to integer(unsigned(RODR RD))+1) <= RODR templ;
                     r(to_integer(unsigned(RODR_RD))) <= (std_logic_vector(to_signed(RODR_counter, 32)));
```

Figure 5: First part of VHDL code for Division Signed

For this section, we have signed division. It is very similar to unsigned division except that we now account for when we want signed notation. The general operation of comparing both **RODR_temp1** and **RODR_temp2** is the same. However, only the inputs themselves and the resulting output gets changed. Nothing changes when the operands' most significant bits are both '0'. In all other cases, we either do two's complement on one or both operands and/or on the result as well to ensure that we preserve the sign.

```
elsif(RODR_templ(31) = '0' and RODR_temp2(31) = '1') then
321
322
                   RODR temp2 := not RODR temp2 + 1;
323
                      while RODR temp1 >= RODR temp2 loop
                        RODR temp1 := RODR temp1 - RODR temp2;
324
325
                       RODR counter := RODR counter - 1;
                     end loop;
326
                   r(to_integer(unsigned(RODR_RD))+1) <= RODR_templ;
327
328
                   r(to integer(unsigned(RODR RD))) <= (std logic vector(to signed(RODR counter, 32)));
329
                  elsif(RODR templ(31) = '1' and RODR temp2(31) = '1') then
                   RODR temp1 := not RODR temp1 + 1;
331
                   RODR temp2 := not RODR temp2 + 1;
332
333
                      while RODR_temp1 >= RODR_temp2 loop
334
                       RODR temp1 := RODR temp1 - RODR temp2;
                       RODR_counter := RODR_counter + 1;
335
                     end loop;
                   r(to_integer(unsigned(RODR_RD))+1) <= RODR_templ;
337
                   r(to integer(unsigned(RODR RD))) <= std logic vector(to unsigned(RODR counter, 32));
338
339
```

Figure 6: Second Part of VHDL Code for Signed Division

If any of the most significant bits are 1 (either or), we MUST change the counter to be signed as we are decrementing to account for the negative result. The remainder stays unchanged as it only is used to refer to the portion that cannot be calculated due to the operands not being multiples of each other.

Multiplication Accumulator

```
181
                 when "111101" => -- Multiply Accum (Magnitude) (3D HEX)
                   RODR_templ := r(to_integer(unsigned(RODR_RS)));
182
183
                   RODR_templResize := std_logic_vector(resize(unsigned(RODR_templ), 64));
                   RODR temp2 := r(to_integer(unsigned(RODR_RT)));
184
                   RODR_shift := 0;
185
186
                   RODR temp := (others => '0');
187
                  for i in 0 to 31 loop
188
                      if (RODR_temp2(i) = '0') then
189
                         RODR shift := RODR shift + 1;
                       elsif(RODR temp2(i) = '1') then
191
192
                         RODR ans := to stdlogicvector(to bitvector(RODR templResize) sll RODR shift);
193
                         RODR_temp := RODR_temp + RODR_ans;
194
                         RODR shift := RODR shift + 1;
195
                       end if;
196
                   end loop;
197
                  RODR_tempACC := RODR_tempACC + RODR_temp;
198
199
                   r(to integer(unsigned(RODR RD))+ 1) <= RODR tempACC(31 downto 0);
                   r(to_integer(unsigned(RODR_RD))) <= RODR_tempACC(63 downto 32);
```

Figure 7: VHDL Code for Multiplication Accumulator

This code is for our multiplication accumulator. In inherits everything from the multiplication unsigned and signed sections except that we now use an extra variable to store previous outputs. **RODR_tempACC** is used to do so. All shift operations are the same on the first operand, except that we will keep track of the previous multiplication operations and continue doing so until the opcode is no longer called.

Testbench Code

```
Ln#
        LIBRARY ieee ;
        USE ieee.std_logic_l164.all ;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
        use IEEE.numeric std.ALL;
        Entity testbench masterMultDivAcc is
          generic(Bits : natural :=
        End testbench_masterMultDivAcc;
        Architecture LogicFunction of testbench masterMultDivAcc is
  12
        Component RODR_MASTERMAP IS
  13
         generic(N : natural := Bits);
PORT(RODR_InstRegIN : in std_logic_vector(N-1 downto 0);
RODR_Data: in std_logic_vector(N-1 downto 0);
  14
  15
              RODR InstRegCLK : in std logic;
RODR_RegArrCLK : in std logic;
RODR_SWDataCLK : in std_logic;
 16
17
                                 : in std logic;
              RODR_CLRBUT : in std_logic;
RODR_RegSel : in std_logic_vector(4 downto 0);
  19
  20
 21
22
              RODR BUTData SEL : in std logic vector(4 downto 0);
RODR RegSelBut : in std logic;
               RODR_Output: out std_logic_vector(N-1 downto 0) := (others => '0'));
 24
25
        END Component;
 26
27
                                      : std_logic_vector (Bits-1 downto 0) := (others => '0');
          signal RODR_IR
          28
 29
30
  31
  32
  33
                                          std_logic_vector(Bits-1 downto 0);
  35
          signal RODR Output
          signal error : std_logic := '0';
         Begin
            uut : RODR MASTERMAP FORT MAP (RODR IR, RODR UserData, RODR IRClock, RODR RegArCLK, RODR InsertDataSW, RODR CLR,
  40
                                             RODR RegSel, RODR SWDataSEL, RODR RegSelBut, RODR Output);
```

Figure 8: Initialization of Testbench code

This is the start of our testbench code. It is the exact same as the previous lab's start as we use the same variables and components.

We will be instantiating the RODR_MASTERMAP as it contains all of the connections needed to supplement the correct output. In turn, this file will contain several input signals that can be controlled throughout the program. RODR_IR will control the inputs of the instruction register. RODR_userData will control the random inputs that go into each register provided by the user. RODR_IRClock is used to clock the instruction register. RODR_RegArrCLK is used to clock the register array. RODR_InsertDataSW is a switch that will determine when new user data can be stored. RODR_CLR will clear all data from all registers. RODR_RegSel is where the user decides which register they wish to look into. RODR_SWDataSEL will determine

which register the user data will go into. **RODR_RegSelBut** will be used to output from the register array what the user wants to see based on RegSel. **RODR_Output** will be the output from the register selection.

```
process
43
        begin
         RODR_CLR <= '1';
         wait for 1 ns:
         RODR_CLR <= '0';
          wait for 1 ns;
49
            -- Multiplication Unsigned
         52
53
55
56
          RODR InsertDataSW <= '1';
          RODR UserData <= "000000000000000000000000001111111";
          RODR SWDataSEL <= "000000"; -- RS Register
          wait for 1 ns;
RODR RegArCLK <= '1'; wait for 1 ns;</pre>
59
          RODR_RegArCLK <= '0'; wait for 1 ns;
          62
          RODR SWDataSEL <= "000001"; -- RT Register
          RODR RegArCLK <= '1'; wait for 1 ns;
65
          RODR RegArCLK <= '0'; wait for 1 ns;
67
68
            RODR_UserData <= (others => '0'); -- No Longer in use
          RODR InsertDataSW <= '0'; wait for 1 ns;
69
70
71
72
73
74
75
76
77
78
          RODR_RegArCLK <= '1'; wait for 1 ns;</pre>
          RODR_RegArCLK <= '1'; wait for 1 ns;
RODR_RegArCLK <= '0'; wait for 1 ns;
RODR_RegArCLK <= '1'; wait for 1 ns;
          RODR RegArCLK <= '0'; wait for 1 ns;
          RODR RegSel <= "00011"; -- RD Register
         RODR_RegSelBut <= '1'; wait for 1 ns;
RODR_RegSelBut <= '0'; wait for 1 ns;
          if (RODR Output /= "00000000000000000000000011111110") then
            error <= '1';
          end if:
          wait for 1 ns;
```

Figure 9: Multiplication Unsigned of VHDL Code

We start by creating a process that will take hold of all the data changes that has been made. Initially, we wish to clear all registers as they may be full of junk data on startup. We then proceed to go into the Register-to-Register MIPS instruction code, starting with the multiplication signed operation. We first initialize two registers, namely our RS and RT registers to two different user data based on **RODR_SWDataSEL** (for a total of 32 bits each). We then set **RODR_userData** to all logical 0s as it will no longer be in use for the time being. After that, we use **RODR_RegArCLK** to start the computation and then push into the registers we requested RS and RT to be in.

Lastly, we select our RD register as we wish to see the computational result (using **RODR_RegSel** and **RODR_RegSelBut**). We also have error checking, saying that if the output isn't the one desired, then output an error and stop the simulation.

```
--- Divide Unsigned---
        RODR IRClock <= 'l'; wait for 1 ns;
        RODR_IRClock <= '0'; wait for 1 ns;
        RODR_InsertDataSW <= '1';</pre>
 90
        RODR SWDataSEL <= "000000"; -- RS Register
        wait for 1 ns;
        RODR_RegArCLK <= '1'; wait for 1 ns;</pre>
        RODR_RegArCLK <= '0'; wait for 1 ns;
        RODR_SWDataSEL <= "00001"; -- RT Register
99
        wait for 1 ns:
        RODR RegArCLK <= '1'; wait for 1 ns;
100
        RODR_RegArCLK <= '0'; wait for 1 ns;
101
          RODR UserData <= (others => '0'); -- No Longer in use
        RODR InsertDataSW <= '0'; wait for 1 ns;
        RODR RegArCLK <= '1'; wait for 1 ns;
        RODR_RegArCLK <= '0'; wait for 1 ns;
106
        RODR RegArCLK <= '1'; wait for 1 ns;
107
        RODR_RegArCLK <= '0'; wait for 1 ns;
108
109
        RODR RegSel <= "00010"; -- RD Register (Quotient)
110
        RODR_RegSelBut <= '1'; wait for 1 ns;
RODR_RegSelBut <= '0'; wait for 1 ns;
111
113
      114
         error <= '1';
115
116
       end if:
117
       wait for 1 ns;
118
        RODR RegSel <= "00011"; -- RD Register (Remainder)
119
       RODR_RegSelBut <= '1'; wait for 1 ns;
RODR_RegSelBut <= '0'; wait for 1 ns;
       error <= '1';
125
        end if:
126
        wait for 1 ns;
```

Figure 10: Division Unsigned of Testbench Code

For unsigned division, it is almost identical to our divide unsigned testbench code, but with some changes. The two data that inserts into both RS and RT registers are different values (namely 32 and 3 in decimal, respectively). The way we insert them are the same with the use of ${\bf RODR_RegArCLK}$ being turned on and off. We then also want to output the contents of two registers. Based on the design from the Division Unsigned Section, we ensure that the quotient would go into the register RD specified in the instruction register, while the remainder will go to the adjacent register. This allows you to see the quotient and remainder together for better clarity. The answer should be: Q-10 and Rem-2.

```
---- Divide Signed ---
        130
131
         RODR_IRClock <= '0'; wait for 1 ns;
132
133
134
         RODR InsertDataSW <= '1';</pre>
        136
137
         wait for 1 ns;
         RODR RegArCLK <= '1'; wait for 1 ns;
138
        RODR_RegArCLK <= '0'; wait for 1 ns;
139
140
         141
         RODR SWDataSEL <= "00001"; -- RT Register
143
         wait for 1 ns;
         RODR RegArCLK <= '1'; wait for 1 ns;
144
        RODR_RegArCLK <= '0'; wait for 1 ns;
RODR_UserData <= (others => '0'); -- No Longer in use
145
146
        RODR InsertDataSW <= '0'; wait for 1 ns;
148
        RODR_RegArCLK <= '1'; wait for 1 ns;
RODR_RegArCLK <= '0'; wait for 1 ns;
RODR_RegArCLK <= '1'; wait for 1 ns;</pre>
149
150
151
         RODR_RegArCLK <= '0'; wait for 1 ns;
152
153
        RODR_RegSel <= "00010"; -- RD Register (Quotient)</pre>
        RODR_RegSelBut <= '1'; wait for 1 ns;
RODR_RegSelBut <= '0'; wait for 1 ns;</pre>
155
156
157
        158
159
          error <= '1';
         end if;
         wait for 1 ns;
162
        RODR_RegSel <= "00011"; -- RD Register (Remainder)
RODR_RegSelBut <= '1'; wait for 1 ns;
RODR_RegSelBut <= '0'; wait for 1 ns;</pre>
163
164
165
166
       error <= '1';
       end if;
169
        wait for 1 ns;
```

Figure 11: Division Signed VHDL Testbench Code

Division signed uses the same coding architecture as Division signed, albeit with only changes with its user data. For the RS register, we now have -4 and for the RT register we have 3 (both in decimal notation). If we don't get -1 as the quotient and 1 as the remainder, then the error flag will be lifted and a message will appear in the terminal window.

```
172
         -- Multiplication Signed
173
       174
        RODR IRClock <= '1'; wait for 1 ns;
175
        RODR IRClock <= '0'; wait for 1 ns;
176
        RODR InsertDataSW <= '1';</pre>
177
        178
        RODR SWDataSEL <= "000000"; -- RS Register
179
180
        wait for 1 ns;
        RODR RegArCLK <= '1'; wait for 1 ns;
181
        RODR RegArCLK <= '0'; wait for 1 ns;
182
184
        RODR SWDataSEL <= "00001"; -- RT Register
185
186
        wait for 1 ns;
        RODR RegArCLK <= '1'; wait for 1 ns;
187
       RODR RegArCLK <= '0'; wait for 1 ns;
188
         RODR UserData <= (others => '0'); -- No Longer in use
189
       RODR_InsertDataSW <= '0'; wait for 1 ns;</pre>
190
191
       RODR RegArCLK <= '1'; wait for 1 ns;
192
        RODR RegArCLK <= '0'; wait for 1 ns;
193
        RODR RegArCLK <= '1'; wait for 1 ns;
194
        RODR RegArCLK <= '0'; wait for 1 ns;
195
196
        RODR RegSel <= "00011"; -- RD Register
197
       RODR RegSelBut <= 'l'; wait for 1 ns;
198
       RODR RegSelBut <= '0'; wait for 1 ns;
199
200
201
       202
         error <= '1';
203
        end if;
        wait for 1 ns;
```

Figure 12: Multiplication Signed Testbench Code

For multiplication signed, we go back to using the same format that multiplication unsigned has only with changes towards the register inputs. The RS register will have -1 in decimal while the RT register has 2. We then check on the lower half of the bits as the maximum answer for 32-bit multiplication is 64. Based on the coding architecture for the section "Multiplication Signed", we designated the lower half to be the register adjacent to the one specified in the instruction register for clarity. If the answer is not -2, then an error flag will be set.

```
206
            -- Multiply Accumulate
207
        RODR_IRClock <= '1'; wait for 1 ns;
RODR_IRClock <= '0'; wait for 1 ns;</pre>
208
209
210
211
        RODR InsertDataSW <= '1';
        212
213
        RODR SWDataSEL <= "000000"; -- RS Register
214
        wait for 1 ns;
        RODR_RegArCLK <= '1'; wait for 1 ns;</pre>
215
        RODR_RegArCLK <= '0'; wait for 1 ns;
216
217
        218
219
        RODR_SWDataSEL <= "00001"; -- RT Register
220
        wait for 1 ns;
        RODR RegArCLK <= '1'; wait for 1 ns;
221
        RODR RegArCLK <= '0'; wait for 1 ns;
222
         RODR_UserData <= (others => '0'); -- No Longer in use
223
224
        RODR_InsertDataSW <= '0'; wait for 1 ns;</pre>
225
        RODR_RegArCLK <= '1'; wait for 1 ns;
226
        RODR RegArCLK <= '0'; wait for 1 ns;
227
        RODR RegArCLK <= '1'; wait for 1 ns;
228
        RODR RegArCLK <= '0'; wait for 1 ns;
229
230
        RODR RegSel <= "00011"; -- RD Register
231
        RODR_RegSelBut <= '1'; wait for 1 ns;</pre>
232
        RODR_RegSelBut <= '0'; wait for 1 ns;
233
234
235
       236
         error <= '1';
237
        end if;
238
        wait for 1 ns;
239
       RODR RegArCLK <= '1'; wait for 1 ns;
240
       RODR_RegArCLK <= '0'; wait for 1 ns;
241
        RODR RegSelBut <= '1'; wait for 1 ns;
242
       RODR_RegSelBut <= '0'; wait for 1 ns;
243
244
       245
246
         error <= '1';
247
        end if:
248
        wait for 1 ns:
```

Figure 13: Multiplication Accumulation Testbench Code

The multiplication accumulator will also retain the structure of its multiplication unsigned and signed counterparts. The main difference here is that the instruction has changed "111101" for the FUNCT portion along with the user data and the amount of times we run the simulation. We set both RS and RT registers to 2 in decimal for simplicity. We then use the lower half of the 64-bit answer as this is where everything up to 2^31-1 in decimal will be stored. To make the accumulator function, we must always clock the register array we created via **RODR_RegArCLK** and use **RODR_RegSelBut** to notice the changes that have been made inside the register.

Data Waveforms

Waveforms

- Note that for ALL waveforms, RODR_CLRBUT is initially turned on to clear all registers from having unnecessary data.
- Also note that to make operators occur, we must press the Register Clock:
 - Once for every data input (with the Switch for Data at '1')
 - o Twice for the completion of arithmetic between registers
 - 1 Time for operation completion, the other to shift to register and output the result
- We will be storing data between Register 0 ('00000') and Register 1 ('00001') for Register-to-Register Arithmetic
 - o Register 0: RS
 - o Register 1: RT
 - o Register 2: RD
 - o Register 3: RD+1 (used to see Remainder, lower half of 32-bit multiplication)




Figure 14: Multiplication Unsigned Waveform

Based on this waveform, we notice that the instruction register is inserted using **RODR_IRClock**. We then send in 0x0000007F as the first data that goes into register 0 and 0x00000002 into register 1. We then compute them using the **RODR_RegArCLK** and then use **RODR_RegSel** and **RODR_RegSelBut** to display the output of the lower 32-bits of the multiplication, in this case being 0x000000FE (or 254 in decimal notation). Based on the last line, no errors have been detected for this computation.




Figure 15: Multiplication Signed Waveform

Based on this waveform, we notice that the instruction register is inserted using **RODR_IRClock**. We then send in 0xFFFFFFFF as the first data that goes into register 0 and 0x00000002 into register 1. We then compute them using the **RODR_RegArCLK** and then use **RODR_RegSel** and **RODR_RegSelBut** to display the output of the lower 32-bits of the multiplication, in this case being 0xFFFFFFE (or -2 in decimal notation). Based on the last line, no errors have been detected for this computation.




Figure 16: Division Unsigned Waveform

Based on this waveform, we notice that the instruction register is inserted using **RODR_IRClock**. We then send in 0x00000020 (or 32 in decimal notation) as the first data that goes into register 0 and 0x00000003 (or 3 in decimal notation) into register 1. We then compute them using the **RODR_RegArCLK** and then use **RODR_RegSel** and **RODR_RegSelBut** to display two outputs. 0x02 defines register 2 from the array that stores the quotient and 0x03 defines register 3 that stores the remainder. When doing division between register 0 and register

1, we get 0x0A (10 in decimal notation) as the quotient and 0x02 (2 in decimal notation) as the remainder, respectively. Based on the last line, no errors have been detected for this computation.




Figure 17: Division Signed Waveform

Based on this waveform, we notice that the instruction register is inserted using **RODR_IRClock**. We then send in 0xFFFFFFC (-4 in signed decimal notation) as the first data that goes into register 0 and 0x00000003 (3 in signed decimal notation) into register 1. We then compute them using the **RODR_RegArCLK** and then use **RODR_RegSel** and **RODR_RegSelBut** to display two outputs. 0x02 defines register 2 from the array that stores the quotient and 0x03 defines register 3 that stores the remainder. When doing division between register 0 and register 1, we get 0xFFFFFFFF (or -1 in signed decimal notation) as the quotient and 0x00000001 (1 in signed decimal notation) as the remainder, respectively. Based on the last line, no errors have been detected for this computation.




Figure 18: Multiplication Accumulation Waveform

Based on this waveform, we notice that the instruction register is inserted using **RODR_IRClock**. We then send in 0x00000002 as the first data that goes into register 0 and 0x00000002 into register 1. We then compute them using the **RODR_RegArCLK** and then use **RODR_RegSel** and **RODR_RegSelBut** to display several instances of the change within

register 3. It houses the lower 32 bits of the multiplication between the two registers. As we continue to toggle **RODR_RegArCLK**, you will notice that the output will change according to their amount, increasing by a base of 4. Based on the last line, no errors have been detected for this computation.

Conclusion

In this laboratory exercise, I have learned how to create multiplication and division operations using adders and bit shifts to the left and right. We can accomplish division by checking for subtraction between the two operands. If we can do subtraction, then we can divide them and continue shifting until the operation is done. If we cannot we continue shifting. Multiplication provides for a similar approach when adding up all the results into one combined answer using the elementary way of multiplying integers. The multiplication accumulator provides for these two things, as they also multiply, but we add the multiplications together with the max capacity being $2^63 - 1$. For division, it should only be a 32-bit answer since both RS and RT registers will never have more than 32-bits.