2.10		2.8 2.9	2.7	2.6	2.5
Speed and Power Dissipa mary 97 rences 98 lems 98	<ul> <li>2.9.1 Positive and Negative Logic 90</li> <li>2.9.2 Signal Inversion 92</li> <li>2.9.3 Noise Margin 93</li> <li>2.9.4 Loading and Fan-out 96</li> </ul>	2.7.1 A Functionally Complete Set of Operators Multiple-Input Gates and Logic Circuits 83 Integrated Circuits 86	2.6.2 Proving the Equality of Expressions 77 2.6.3 Simplifying Boolean Functions 78 Other Operations 80	2.5.1 Truth Tables 60 2.5.2 Venn Diagrams 61 2.5.3 Algebraic Representations 63 Theorems 69 2.6.1 Expansion to Canonical Forms 75	Equality of Expr Duality 59 tions and Their Re

## 3 Minimization of Boolean Functions 102

	3.4			ω ü	3.2					3.1
References 134 Problems 135	Summary 134	3.3.2 Multiple-Output Functions 132	3.3.1 Covering Problem 128	Quine-McCluskey Procedure 122	Incompletely Specified Functions 118	3.1.4 Minimization 111	3.1.3 Plotting the POS Form 110	3,1.2 Plotting the SOP Form 108	3.1.1 Representation of Functions on K-maps	K-maps 103
									<u>~</u>	

## 4 Combinational Circuits 137

6 Popular Combinational Circuits

231

214

6.1 Introduction 231
6.2 Adders 233
6.2.1 Parallel Binary Adder (PBA) 233
6.2.2 Carry Lookahead Adder (CLA) 236
6.2.3 Off-the-Shelf Adders 238
6.2.4 Decimal Adder 246
6.3 Magnitude Comparators 249
6.4 Shifters 249

		4.3	4.2	4.
4.3.2 OR-AND Circuits	4.3.1 AND	Design 1	Functional Analysis	Introduction
ND Circuits	AND-OR Circuits	140	nalysis 138	137
143	142		00	

						UT				
	5.6	* .4	ň		5.1 5.2 *5.3	Inte	4.11	4.8 4.9 4.10	4.5 4.6 4.7	4.4
References 227 Problems 228	Summary 227	Metal Oxide Semiconductor (MOS) IC Technology 5.4.1 NMOS Logic Gates 216 5.4.2 CMOS Logic 218		5.3.1 Diode Logic Gates 187 5.3.2 Transistor Logic Gates 190 5.3.3 RTL Gates 195 5.3.4 DTL Gates 106		Integrated Circuits 183	fers cial 17	ვა	QUIN evisi	4.3.3 NAND-NAND Circuits 144 4.3.4 NOR-NOR Circuits 144 Other Two-Level Circuits 155