

6.5	Arithmetic/Logic Units (ALUs)	253
6.6	Multipliers	259
6.7	Decoders	262
6.8	Code Converters	268
6.9	Encoders	271
6.10	Multiplexers	273
6.11	Demultiplexers	279
6.12	Modular Design Methodology	286
6.13	Summary	289
	References	290
	Problems	290

7 Programmable Logic 292

7.1	Introduction	292
7.2	Circuit Implementation Modes and Devices	292
7.3	Read Only Memory	295
7.3.1	Types of ROMs	298
7.3.2	Off-the-Shelf ROMs	300
7.3.3	Multiple-Module Implementations	301
7.4	Programmable Logic Arrays (PLAs)	306
7.4.1	Types of PLAs	309
7.4.2	Off-the-Shelf PLAs	310
7.5	Programmable Array Logic (PAL)	311
7.5.1	Types of PALs	316
7.5.2	Off-the-Shelf PALs	319
7.6	Gate Arrays	319
7.7	PLDs Versus Gate Arrays	324
7.8	Summary	329
	References	329
	Problems	330

8 Synchronous Sequential Circuits 331

8.1	Introduction	331
8.2	Flip-Flops	334
8.2.1	Set-Reset (SR) Flip-Flops	334
8.2.2	D Flip-Flops	338
8.2.3	JK Flip-Flops	339
8.2.4	T Flip-Flops	340
8.2.5	Characteristic and Excitation Tables	341
8.3	Timing Characteristics of Flip-Flops	343
8.3.1	Master-Slave Flip-Flops	344
8.3.2	Edge-Triggered Flip-Flops	346
8.4	Flip-Flop ICs	349

8.5	Analysis of Synchronous Sequential Circuits	352
8.6	Mealy and Moore Models	366
8.7	Design of Synchronous Sequential Circuits	367
8.7.1	Designing with Programmable Devices	374
8.7.2	Circuit Minimization	377
*8.8	State Reduction	384
8.8.1	Equivalence Partitioning	385
8.8.2	Implication Charts	387
*8.9	State Assignment	389
8.10	Incompletely Specified Sequential Circuits	400
8.10.1	State Reduction Procedure	402
8.11	Summary	405
	References	406
	Problems	407

9 Popular Sequential Circuits 414

9.1	Introduction	414
9.2	Registers	415
9.3	Latches	421
9.4	Shift Registers	422
9.4.1	Static Shift Registers	422
9.4.2	Dynamic Shift Registers	430
9.5	Register Transfer Logic	435
9.5.1	Register Transfer Schemes	437
9.5.2	Register Transfer Languages	441
9.6	Register Files	444
9.7	Counters	447
9.7.1	Design of Synchronous Counters	450
9.7.2	Design of Ripple Counters	454
9.7.3	Divide-by-N Circuits	458
9.7.4	IC Counters	460
9.8	Designing with ICs	467
9.8.1	Generation of Timing Signals	468
9.8.2	Clock Skewing	472
9.9	Summary	476
	References	476
	Problems	476

10 Memory and Control 479

10.1	Introduction	479
10.2	Types of Memory	480
10.2.1	Random-Access Memory	480
10.2.2	Content-Addressable Memory	482