

|        |                                  |     |
|--------|----------------------------------|-----|
| 10.2.3 | Sequential-Access Memory         | 484 |
| 10.2.4 | Direct-Access Memory             | 486 |
| 10.3   | Memory System Parameters         | 488 |
| 10.4   | Memory Devices and Organizations | 488 |
| 10.5   | Semiconductor RAMs               | 489 |
| 10.5.1 | Static RAM                       | 490 |
| 10.5.2 | Dynamic Memory                   | 493 |
| 10.5.3 | Associative Memory               | 494 |
| 10.6   | Memory ICs                       | 496 |
| 10.7   | Memory System Design Using ICs   | 507 |
| 10.8   | Design of Control Circuits       | 509 |
| 10.8.1 | ASM Charts                       | 515 |
| 10.9   | Summary                          | 519 |
|        | References                       | 521 |
|        | Problems                         | 521 |

## 11 Asynchronous Circuits 524

|        |                              |     |
|--------|------------------------------|-----|
| 11.1   | Introduction                 | 524 |
| 11.2   | Pulse-Mode Circuits          | 526 |
| 11.3   | Fundamental-Mode Circuits    | 533 |
| 11.3.1 | Analysis                     | 533 |
| 11.3.2 | Design                       | 540 |
| 11.4   | Effects of Component Delays  | 551 |
| 11.4.1 | Hazards                      | 551 |
| 11.4.2 | Cycles and Races             | 552 |
| *11.5  | State Assignment             | 555 |
| 11.5.1 | Shared-Row Method            | 556 |
| 11.5.2 | Multiple-Row Method          | 558 |
| 11.5.3 | One-Hot Method               | 561 |
| 11.6   | Generation of Timing Signals | 565 |
| 11.7   | Switch Bouncing              | 574 |
| 11.8   | A Power-On Reset Circuit     | 577 |
| 11.9   | Summary                      | 578 |
|        | References                   | 578 |
|        | Problems                     | 579 |

## 12 Laboratory Experiments 586

|            |                                     |     |
|------------|-------------------------------------|-----|
| APPENDIX A | IEEE Standard Logic Symbols         | 600 |
| APPENDIX B | Fundamentals of Electrical Circuits | 612 |

## APPENDIX C Design Tools for Programmable Logic Arrays 619

## APPENDIX D CAD Tools for Designing with PALS 630

## Index 641