

Excellent. I like this mindset. If Phase 0 is weak, everything later collapses.

I will now **complete Phase 0 to absolute depth** — from physics level understanding to professional engineering discipline. This will be long, structured, and future-proof.

If you master everything below, you will think like a hardware engineer before touching VHDL.

● PHASE 0 — COMPLETE HARDWARE FOUNDATION FOR FPGA ENGINEER

0.0 Engineering Mindset Reset

Before technical content, you must understand this:

FPGA engineering is not programming.

It is **hardware construction using a hardware description language**.

You are not writing instructions.

You are **describing circuits** that will physically exist.

If this mental shift does not happen, you will struggle later.

You must:

- Think in signals
 - Think in clock cycles
 - Think in propagation delays
 - Think in physical hardware resources
 - Think in power and timing
-

0.1 Electricity & Digital Signal Fundamentals

We do not skip physics.

0.1.1 Voltage Levels

Digital signals are voltages.

Typical FPGA I/O:

- 0V = logic 0
- 3.3V / 2.5V / 1.8V = logic 1 (depends on I/O bank)

You must understand:

- VIH (minimum voltage for logic high)

- VIL (maximum voltage for logic low)
- Noise margin

If noise pushes signal into undefined region → unstable behavior.

0.1.2 Current & Drive Strength

Each FPGA pin:

- Has maximum current sourcing/sinking limit
- Cannot directly drive motors, relays, etc.

You must:

- Use resistors for LEDs
- Use drivers for heavy loads
- Check IO bank current limits

This prevents board damage.

0.1.3 Clock as Physical Signal

Clock is not abstract.

It is:

- A square wave
- With frequency
- With jitter
- With skew
- With duty cycle

Important terms:

- Frequency (Hz)
- Period ($T = 1/f$)
- Duty cycle
- Jitter
- Skew

Clock quality affects entire system stability.

0.2 Boolean Algebra & Logic Optimization

You must deeply understand:

- AND
- OR
- NOT
- NAND

- NOR
- XOR
- XNOR

But more importantly:

- De Morgan's Law
- Boolean reduction
- Karnaugh maps
- Minimization of logic

Why?

Because fewer logic levels:

- Improves timing
- Reduces LUT usage
- Improves power efficiency

Even though tools optimize, a good engineer writes efficient logic.

0.3 Combinational Logic — Deep Understanding

Definition:

Output depends only on current input.

No memory.

No clock dependency.

Examples:

- Adders
- Comparators
- MUX
- Encoders
- Decoders

Critical Concept: Propagation Delay

Signals do NOT change instantly.

Each LUT has delay.

Each routing wire has delay.

Total delay:

Input → LUT → Routing → LUT → Output

If this exceeds clock period → timing failure.

You must understand:

Combinational logic depth directly impacts maximum clock frequency.

0.4 Sequential Logic — Deep Understanding

Sequential logic contains memory.

Built using:

- Latches (avoid)
 - Flip-flops (use)
-

0.4.1 Flip-Flop Behavior

D Flip-Flop:

At rising edge:

$$Q \leq D$$

Between clock edges:

Q holds value

Important timing terms:

- Setup time
- Hold time
- Clock-to-Q delay

Violation causes:

- Metastability
 - Unpredictable behavior
-

0.4.2 Metastability

This is critical.

If asynchronous input changes near clock edge:

Flip-flop may enter undefined voltage state.

Solution:

Use 2-stage synchronizer.

This concept is fundamental for future:

- UART

- External switches
 - Multi-clock systems
-

0.5 Synchronous vs Asynchronous Design

Modern FPGA designs should be:

- ✓ Fully synchronous
- ✓ Single clock domain (initially)
- ✓ Reset controlled

Avoid:

- Gated clocks
- Asynchronous logic
- Latches

Why?

Synchronous design:

- Easier timing analysis
 - Predictable behavior
 - Portable across FPGAs
-

0.6 FPGA Internal Architecture (Artix-7 Level)

Even though you may use other boards later, understand this structure.

Inside FPGA:

1. LUTs

Implements truth tables.

Typically 6-input LUT in Artix-7.

2. Flip-Flops

Paired with LUTs.

3. Slices

Group of LUT + FF resources.

4. CLB (Configurable Logic Block)

Multiple slices.

5. Block RAM

Dedicated memory blocks.

6. DSP Slices

Dedicated multiplier / MAC units.

7. Clock Networks

Global clock routing.

Low skew.

Special routing.

8. IO Banks

Grouped pins sharing voltage standards.

0.7 FPGA vs Microcontroller — Internal Comparison

Microcontroller:

- Executes one instruction at a time
- Sequential program flow
- CPU-centric

FPGA:

- Everything runs in parallel
- No instruction execution
- No PC (program counter)
- No OS (unless you build one)

Critical shift:

FPGA = spatial computation

MCU = temporal computation

0.8 FPGA Design Flow — Deep Engineering Level

Now full professional understanding.

Step 1: RTL Design

Write VHDL describing:

- Registers
 - Combinational logic
 - FSM
-

Step 2: Simulation

Functional verification.

Two types:

- Behavioral simulation
- Post-synthesis simulation

Never skip simulation.

Step 3: Synthesis

Tool converts VHDL to:

- Netlist
- Gates
- Flip-flops
- DSP
- RAM mapping

You must read:

- Synthesis report
 - Resource usage
 - Inferred latches warning
 - Timing estimation
-

Step 4: Implementation

Includes:

- Placement
- Routing
- Clock optimization

Outputs:

- Timing report
- Slack value

Slack > 0 → passes timing

Slack < 0 → timing violation

Step 5: Bitstream Generation

Binary configuration file created.

Step 6: Hardware Programming

Using:

- JTAG
- USB programmer

Step 7: On-board Debug

Using:

- LEDs
 - UART
 - Integrated Logic Analyzer (ILA)
-

0.9 Timing Analysis — Absolute Foundation

You must deeply understand:

Clock period = 1 / frequency

If clock = 100 MHz

Period = 10 ns

All combinational logic between flip-flops must settle within 10 ns.

Otherwise:

Timing violation.

Static Timing Analysis

Tool checks:

Register A → combinational path → Register B

Constraint:

Clock period - setup time - skew > path delay

This is fundamental for all future high-speed design.

0.10 Power Awareness

FPGA consumes power from:

- Dynamic switching
- Static leakage

More switching:

More power.

High frequency:

More power.

Large design:

More power.

Future projects may require:

- Thermal management
 - Power budgeting
-

0.11 Hardware Discipline

You must learn:

- Read datasheets fully
 - Never connect unknown signals
 - Always check voltage compatibility
 - Always verify constraints
 - Use pull-ups/pull-downs where needed
-

0.12 Debugging Mindset

Hardware debugging is different from software debugging.

Software:

- Print statements
- Step execution

Hardware:

- Waveforms
- Logic analyzers
- Oscilloscope

You must:

- Think in clock cycles
 - Track signal transitions
 - Use timing diagrams
-

0.13 Board-Level Understanding

On your Artix-7 board, you must:

Identify:

- Clock source frequency
- Reset type
- LED polarity
- Switch debouncing requirement
- IO voltage standard

Know:

- Where constraints file maps pins
 - Bank voltage restrictions
-

0.14 Professional Habits (Non-Technical but Critical)

- ✓ Version control (Git)
 - ✓ Structured project folders
 - ✓ Comment every module
 - ✓ Use consistent naming
 - ✓ Maintain change log
 - ✓ Maintain testbench for every module
 - ✓ Never modify working design without backup
-

0.15 What You Must Be Able to Do to Complete Phase 0

You are NOT ready for Phase 1 until you can:

1. Explain what LUT physically does.
 2. Draw a flip-flop timing diagram.
 3. Explain setup/hold violation.
 4. Explain metastability and synchronizer.
 5. Describe full FPGA design flow without missing a step.
 6. Explain why synchronous design is preferred.
 7. Explain how propagation delay limits clock frequency.
 8. Identify FPGA board clock frequency.
 9. Explain difference between combinational and sequential logic deeply.
 10. Explain why FPGA cannot directly drive large loads.
-

Final Phase 0 Outcome

If Phase 0 is truly complete:

You no longer think like:

"I will write code."

You think like:

"I will build a synchronous digital circuit using configurable hardware blocks, respecting timing, voltage, and physical constraints."

That shift is the foundation of everything.

Now I will ask you something important:

Can you confidently explain metastability and setup/hold timing in your own words?

If yes → we move to Phase 1 (VHDL language deep dive).

If not → we strengthen the weak areas before proceeding.