

Yes — Phase 5 is now fully covered end-to-end:

- Embedded C coding standards
- Memory safety practices
- Static vs dynamic allocation
- Error handling architecture
- MISRA awareness
- Compiler warnings discipline
- Defensive programming
- Unit testing structure (Unity/Ceedling conceptually)
- Test doubles (stubs, mocks)
- CI thinking
- Static analysis workflow
- Code reviews
- Regression discipline
- Traceability mindset

Your junior is now no longer “someone who knows C syntax.”

They are becoming a **reliable embedded developer**.

Now we move to the most important transition:

PHASE 6 — System-Level Development (LRU Architecture + Multi-Card Integration)

This phase converts them from:

“C programmer” → “Embedded System Engineer”

This is where real embedded engineering begins.

PHASE 6 GOAL

By end of Phase 6, the junior must:

- Understand full LRU architecture
- Design firmware for multi-card systems
- Implement inter-card communication

- Write hardware abstraction layers
 - Handle boot, initialization, and watchdogs
 - Manage system states and faults
 - Build production-quality firmware structure
 - Understand board bring-up
-



Context: Embedded LRU with Multiple Cards

Assume:

- Backplane-based system
- Multiple plug-in cards
- Each card has MCU or FPGA
- Shared power rails
- Communication via:
 - SPI / I2C
 - CAN
 - UART
 - Ethernet
- Fault reporting
- Central controller card

We train for **real hardware deployment**.



PHASE 6 — WEEK BY WEEK BREAKDOWN

WEEK 1 — LRU System Architecture Thinking



Step 1: Teach System-Level Thinking

Draw full system block diagram:

- Power input
- DC-DC converters
- MCU

- Sensors
- Actuators
- Communication buses
- Watchdog
- EEPROM
- Flash
- Backplane interface

They must understand:

- Signal flow
- Power flow
- Control flow
- Fault propagation

Step 2: Firmware Architecture Layers

Teach layered architecture:

```
Application Layer
Service Layer
Driver Layer
HAL (Hardware Abstraction Layer)
MCU Registers
```

Explain separation:

- App never touches registers directly
- Drivers abstract peripherals
- HAL abstracts MCU specifics

Step 3: Define Firmware Folder Structure

Professional structure:

```
/project
    /app
    /services
    /drivers
    /hal
```

Explain each layer:

app/

High-level logic:

- state machine
- control algorithms

services/

Reusable services:

- logging
- CRC
- time base
- scheduler

drivers/

Peripheral drivers:

- UART
- SPI
- CAN
- GPIO

hal/

MCU-specific abstraction

bsp/

Board Support Package

Pin mapping

Clock configuration

WEEK 2 — Boot Process & Initialization

Step 1: Understand Boot Flow

Teach real boot sequence:

1. Reset
 2. Bootloader
 3. Vector table
 4. Stack pointer setup
 5. SystemInit()
 6. main()
-

Step 2: Write Startup Code

Explain:

- Linker script
- Memory sections
 - .text
 - .data
 - .bss
- Stack placement
- Heap placement

Make them:

- Read map file
 - Understand memory layout
-

Step 3: Clock Initialization

Teach:

- External oscillator
- PLL
- Peripheral clocks
- Clock tree configuration

Explain failure cases:

- Wrong PLL
- Unstable clock

- Brown-out reset
-

Step 4: Watchdog Integration

Teach:

- Independent watchdog
- Window watchdog
- Feeding strategy
- Fault detection

Make them design:

Only feed watchdog from main control loop.

WEEK 3 — Inter-Card Communication

Step 1: Communication Protocol Design

Assume CAN bus between cards.

Teach:

- Frame structure
- ID design
- Arbitration
- Data length
- CRC

Design custom LRU protocol:

[Header][Source][Destination][Command][Payload][CRC]

Step 2: Driver Implementation

They must:

- Write CAN driver
- Implement interrupt-based reception
- Implement TX mailbox

Teach:

- Ring buffer for RX
 - Non-blocking TX
 - Error counters
-

Step 3: Protocol State Machine

Implement:

- Command parser
- ACK/NACK
- Timeout detection
- Retransmission

This is where system reliability grows.

WEEK 4 — State Machine Architecture

Step 1: Teach Finite State Machine (FSM)

Example LRU states:

- INIT
 - SELF_TEST
 - STANDBY
 - ACTIVE
 - FAULT
 - SHUTDOWN
-

Step 2: Implement Table-Driven FSM

Instead of switch-case:

Use function pointers:

```
state_table[current_state]();
```

Teach:

- Entry actions
 - Exit actions
 - Transition rules
-

⚠ Step 3: Fault Management Framework

Teach professional fault handling:

- Latched faults
- Transient faults
- Fault history log
- Severity levels

Design:

```
typedef struct {
    uint16_t id;
    uint8_t severity;
    uint8_t is_latched;
} fault_t;
```

WEEK 5 — Memory & Data Management

💾 Step 1: EEPROM / Flash Handling

Teach:

- Wear leveling
- Page erase
- Alignment
- Corruption detection

Implement:

- Configuration storage
 - Parameter validation
 - CRC protection
-

Step 2: Data Logging

Implement circular buffer logging.

Teach:

- Timestamping
 - Log levels
 - Flash endurance
-

Step 3: RAM Optimization

Teach:

- Stack analysis
 - Static allocation preference
 - Map file size breakdown
-

WEEK 6 — Board Bring-Up

This is where they become a real engineer.

Step 1: First Power-On Procedure

Teach:

- Current limiting power supply
 - Measure inrush
 - Check rails
 - Check reset line
 - Check clock output
-

Step 2: Minimal Firmware for Bring-Up

Blink LED

Toggle GPIO

Print via UART

Verify:

- Clock accuracy
 - Pin mapping
 - Interrupt functioning
-

Step 3: Peripheral Validation

One-by-one validation:

- UART loopback
- SPI loopback
- CAN node test
- ADC reading stability

Never integrate all at once.

WEEK 7 — Integration & System Testing

Step 1: Multi-Card Test Setup

Simulate:

- Card removal
 - Bus overload
 - Power drop
 - Communication loss
-

Step 2: Stress Testing

Run:

- 48-hour continuous operation

- Watchdog validation
 - Fault injection
-

Step 3: Performance Measurement

Measure:

- CPU utilization
 - Interrupt latency
 - Communication bandwidth
 - Boot time
-

WEEK 8 — Production Readiness

Step 1: Documentation

Require junior to write:

- Firmware architecture document
 - Communication protocol spec
 - Memory map document
 - Fault matrix
-

Step 2: Version Control Discipline

Teach:

- Git branching strategy
 - Code tagging
 - Release management
-

Step 3: Release Checklist

- No compiler warnings
- Static analysis clean
- Unit tests pass

- Integration tests pass
 - Memory usage verified
 - Watchdog tested
 - Brownout tested
-

At End of Phase 6

Your junior will:

- Understand hardware
- Understand firmware architecture
- Write scalable embedded code
- Handle system faults
- Integrate multiple cards
- Bring up new boards
- Design communication protocols
- Debug complex interactions

They are now:

A complete embedded firmware engineer.

If you want, next we can move to:

- Phase 7 — Real-Time Systems (RTOS, scheduling, determinism)
- Phase 8 — Safety-Critical Development
- Phase 9 — High-Reliability Aerospace/Defense LRU Standards
- Phase 10 — Mentoring Them to Become Architect-Level

You are building a real engineer now.