

Lab 3: Where no Clock has gone before

Introduction:

In this experiment, we will introduce the concept of a Finite State Machine (FSM) and use it to create a common sequential design, a Universal Asynchronous Receiver Transmitter (UART). By using an FSM to control the behavior of a circuit in a certain sequence, we will be able to produce output that can be read by a computer and displayed in a terminal emulator.

Prelab – U-what?

Background:

In order to send data between two machines, wires need to be used (unless we're using fancy wireless methods). In the old days, this was done using parallel transmission where several bits were sent simultaneously (think the old IDE "ribbon" cables used in PCs). As systems grew in speed, parallel transmission started to become less and less appetizing; it turns out that having a lot of wires next to each other operating at high frequencies suffers from large amounts of crosstalk due to capacitive coupling of the wires (the wires are plates and the insulation between is a dielectric). The solution to this problem has been serial transmission. Instead of sending multiple bits at once, one bit is sent at a time. This allows us to avoid the aforementioned crosstalk and operate at higher transmission speeds.

The question then becomes how to send data over as few wires as possible. In a UART, that answer is 2 wires; one for receiving data and one for sending data. But wait, you ask, where is the clock? How do the two sides know when data is coming and how to separate that data into distinct bits? The answer is that both sides have to be set up in advance to operate at the same clock frequency (baud rate). So long as the frequency is the same, within a margin of error, the phase does not matter. In this way we say it is Asynchronous because both ends are operating on different clock domains.

So now you know WHY we use serial communication and why it's Asynchronous. The question becomes HOW you use serial communication. In order to understand that, you have to look at the protocol.

Common serial communication uses the RS232 protocol, which is shown below in an image:

** Note: Baud Rate is the same as clock rate, which is the number of bits per second*




Figure 1: RS232 Frame Waveform

Here is a general verbal description of the image above:

- While the line is held high, no data is being transferred and the line is in an idle state
- As soon as we sample the line and find it to be low, that indicates the start of the data transmission
- For the next [Data Bits] clock cycles, we sample the line and store the value into a shift register (LSB is transmitted first)
- After [Data Bits] cycles, an optional parity bit is sent (usually XOR of the data bits)
- Finally, [Stop Bits] bits of logic high are sent to indicate the end of the transmission

Note: This is a description of what is seen by the receiving side. To make the sending side, YOU will need to create these changes on the tx line with your design

Helping Hand:

In order to guide the design of the lab, we are going to give you the design for the receive side of a UART. Use it as a reference for designing the sending part. (See end of manual for design)

Shown below is the FSM state diagram for the RX (receiving) side of the UART:




Figure 2: UART RX state diagram

Prelab Task:

Draw the FSM state diagram for a device that takes as input an 8 bit data packet and transmits it using the RS232 protocol with 8 data bits, 0 parity bits, and 1 stop bit. It should take as input both a clock and a clock enable signal for timing, with input control signal “send”, and output a signal called “tx” that is the serial output as well as a signal called “ready” that indicates the machine is in an idle state.

Part 1 – We can rebuild him:

Task(s):

- Create an entity called “tx” with the following interface that sends data using the RS232 protocol with 8 data bits, 0 parity bits, and 1 stop bit. It should have the following behavior:
 - When “rst” is asserted, regardless of the clock or clock enable, all internal registers are cleared and it goes into an idle state
 - When it is in the idle state, “ready” is ‘1’
 - When “send” is asserted and enable is ‘1’ and the clock is on a rising edge, it stores “char” into a register and begins the sequence of sending data

entity uart_tx is port

(


clk, en, send, rst : in std_logic;
char : in std_logic_vector (7 downto 0);
ready, tx : out std_logic

);

end uart_tx;

- Insert “rx” and “uart” into the project as sources in order to end up with the final “uart” design. Test your design using the provided “uart_tb” testbench. Set the simulation time to 5 ms. *The testbench is set to “fail” when the transactions are complete to halt simulation so you don’t have to worry about setting an exact simulation time. If there are errors, it will print mismatch warnings in the console.*

Note: When you insert the files into the project, it should automatically detect “uart” as the top level design source and “uart_tb” as the top level simulation source (they will be bolded). If it doesn’t, right click them and click “set as top”. Once this is done, it should roughly match the image below.



Part 2 – We have the technology:

Background:

In order to use our UART and talk to the computer, we need to drive some output through it by sending bytes. In order to do so, we're going to create a FSM that will drive the ASCII codes for your NetID along with a control signal to the UART.

For our top level, we're also going to need to connect a USB<->UART pmod to talk with the computer from the pins on the Zybo board. In order to do so, we have to look at the physical layout of the PMOD connector on both the Zybo board and the USB<->UART adapter.

Here is the list of pins for PMOD connector JB on the Zybo board, what nets in the constraints file those pins map to, and the pinout for the adapter:

Pmod JB (Hi-Speed)
JB1: T20
JB2: U20
JB3: V20
JB4: W20
JB7: Y18
JB8: Y19
JB9: W18
JB10: W19

Figure 4: Pmod JB pin names




Figure 3: PMOD pin ordering diagram




Figure 5: USB<-> UART adapter pinout

We are going to plug our adapter into the top row of PMOD plug JB on the Zybo board. RXD and TXD are the RX and TX of the device. We connect them to the TX and RX (respectively) of our entity (notice the crossing!). GND and VCC are already handled by the PMOD port as pins 5 and 6 which we have no control over. CTS (clear to send) and RTS (request to send) are optional signals that will be ignored as we do not need flow control, so those pins will tied to ground in our main design.

Task:

- Create a simple entity called “sender” that takes as input a reset, a clock, a clock enable, a button, and a “ready” signal and outputs a “send” signal and an 8 bit “char”, with the following behavior:
 - It contains an n long array of 8 bit vectors called “NETID” (where n is the number of characters in your NetID) that is initialized to your NetID in ASCII as well as a binary counter “i” that initializes to 0 and can count up to at least n
 - It contains a single process FSM that initializes to an “idle” state and changes on the rising edge of the clock when enable is ‘1’ with the following behavior:
 - When a reset signal is asserted, it clears all of its outputs as well as counter “i” and goes to idle asynchronously
 - When “ready” is ‘1’ and “button” is ‘1’ and “i” is less than n, it should assert send to ‘1’, place NETID(i) on “char”, increment “i”, and transition to a “busyA” state. If ready is ‘1’ and button is ‘1’ but “i” is equal to n, it should reset “i” to zero and stay in idle.
 - After entering “busyA”, it should transition to “busyB”
 - After entering “busyB”, it should change send to ‘0’ and go to “busyC”
 - It should stay in state “busyC” until ready changes to ‘1’ and “button” is ‘0’, at which point it transitions back to “idle”
- Instantiate “sender” and “uart”, a modified “clock_div” that produces a 115200 Hz output, and a pair of “debounce”, in a top level design according to the following diagram.




Figure 6: Top Level Block Diagram

- Create a modified constraints (.xdc) file to map the appropriate signals on the board to your top level design. See the background section above to see what needs to be done to properly connect the USB<->UART adapter.
- Load the design on the board and test it.

Testing:

In order to test your design, you are going to need to hook up the USB<->UART adapter to a computer and open a serial terminal. For this section, we are going to give directions for how to do so in Windows using a simple executable file. Other operating systems have similar flows.

In order to hook up the cable and have it properly detected, you may or may not need to install a device driver. Open “Device Manager” and check if there is a device located under “Ports (COM & LPT)”. If there is not, you need to install the drivers, which can be found here:

<http://www.ftdichip.com/Drivers/VCP.htm>

Once the driver has been installed, take note of the port that it says is being used (for example, my laptop with an Arduino serial port uses COM3). You will need this port name soon.

Now we need to download and open a simple serial terminal. I prefer Termite as it does not require any installation and has a simple gui. It can be found here:

https://www.compuphase.com/software_termite.htm

Once you open the program, click the “settings” button and make sure you have set the settings to match those in the image below (but substitute COM3 with your port name from device manager).

Tip: If you are unsure which COM port to use, try connecting to one and sending some text from the Termite terminal by typing something and pressing the Enter key. If you’re sending to the adapter, an LED on it will blink quickly.




Figure 7: Termite Settings

Once you have input the settings, click “OK” and then click the connect button. At this point, you can press and release the button to trigger your design to send your NetID over the serial port one character at a time and view it being received by the computer in the Terminate window.

Extra Credit:

In order to properly test the receive side of the device (which has been left unused in this lab), implement a simple FSM to replace “sender” called “echo”. It will receive characters from the computer and echo them back.

- Create a simple entity called “echo” that takes as input a clock, a clock enable, a “ready” signal, a “newChar” signal, and an 8 bit “charIn” signal. It should output a “send” signal and 8 bit “charOut” signal, with the following behavior:
 - It contains an FSM that initializes to an “idle” state and changes on the rising edge of the clock when enable is ‘1’ with the following behavior:
 - When “newChar” is ‘1’ it should assert send to ‘1’, place “charIn” on “charOut”, and transition to a “busyA” state
 - After entering “busyA”, it should transition to “busyB”
 - After entering “busyB”, it should change send to ‘0’ and transition to “busyC”
 - It should stay in state “busyB” until ready changes to ‘1’, at which point it transitions back to “idle”
- Create a properly modified constraints file
- Create a new top level design to load the hardware onto the board (I’ll leave it up to you to figure out the block diagram) and test the echo functionality

Report:

See the associated lab report format guideline in Resources

Sources:

https://reference.digilentinc.com/reference/pmod/pmodusbuart/start#example_projects

<https://reference.digilentinc.com/reference/programmable-logic/zybo/reference-manual>

https://upload.wikimedia.org/wikipedia/commons/thumb/4/47/UART_Frame.svg/2000px-UART_Frame.svg.png

Microsoft Paint and slightly less painstaking effort

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity uart_rx is port
6  (
7      clk, en, rx, rst : in std_logic;
8      newChar : out std_logic;
9      char : out std_logic_vector (7 downto 0)
10 );
11 end uart_rx;
12
13 architecture fsm of uart_rx is
14
15     -- state type enumeration and state variable
16     type state is (idle, start, data);
17     signal curr : state := idle;
18
19     -- shift register to read data in
20     signal d : std_logic_vector (7 downto 0) := (others => '0');
21
22     -- counter for data state
23     signal count : std_logic_vector (2 downto 0) := (others => '0');
24
25     -- double flop rx plus 2 extra samples to take majority vote of 3
26     -- majority vote of samples helps mitigate noise on line
27     signal inshift : std_logic_vector (3 downto 0) := (others => '0');
28     signal maj : std_logic := '0';
29
30 begin
31
32     -- double flop input to fix potential metastability
33     -- plus 2 extra samples to take majority vote of 3 inputs (oversampling)
34     -- majority vote of samples helps mitigate noise on line
35     process (clk) begin
36         if rising_edge(clk) then
37             inshift <= inshift(2 downto 0) & rx;
38         end if;
39     end process;
40
41     -- majority vote of 3 samples (oversampling)
42     -- majority vote of samples helps mitigate noise on line
43     process (inshift) begin
44         if (inshift(3) = '1' and inshift(2) = '1' and inshift(1) = '1') or
45            (inshift(3) = '1' and inshift(2) = '1') or
46            (inshift(2) = '1' and inshift(1) = '1') or
47            (inshift(3) = '1' and inshift(1) = '1') then
48             maj <= '1';
49         else
50             maj <= '0';
51         end if;
52     end process;
53
54     -- FSM process (single process implementation)
55     process (clk) begin
56
57         -- Resets the state machine and its outputs
58         if rst = '1' then
59
60             curr <= idle;
61             d <= (others => '0');
62             count <= (others => '0');
63             newChar <= '0';
64
65             elsif rising_edge(clk) and en = '1' then
66                 case curr is
67

```



```

68         when idle =>
69             newChar <= '0';
70             if maj = '0' then
71                 curr <= start;
72             end if;
73
74         when start =>
75             d <= maj & d(7 downto 1);
76             count <= (others => '0');
77             curr <= data;
78
79         when data =>
80             if unsigned(count) < 7 then
81                 d <= maj & d(7 downto 1);
82                 count <= std_logic_vector(unsigned(count) + 1);
83             elsif maj <= '1' then
84                 curr <= idle;
85                 newChar <= '1';
86                 char <= d;
87             else
88                 curr <= idle;
89             end if;
90
91         when others =>
92             curr <= idle;
93
94     end case;
95 end if;
96 end process;
97
98 end fsm;
99

```

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity uart is port (
5      clk, en, send, rx, rst : in std_logic;
6      charSend : in std_logic_vector (7 downto 0);
7      ready, tx, newChar : out std_logic;
8      charRec : out std_logic_vector (7 downto 0)
9  );
10 end uart;
11
12 architecture structural of uart is
13     component uart_tx port
14     (
15         clk, en, send, rst : in std_logic;
16         char : in std_logic_vector (7 downto 0);
17         ready, tx : out std_logic
18     );
19     end component;
20
21     component uart_rx port
22     (
23         clk, en, rx, rst : in std_logic;
24         newChar : out std_logic;
25         char : out std_logic_vector (7 downto 0)
26     );
27     end component;
28
29 begin
30
31     r_x: uart_rx port map(
32         clk => clk,
33         en => en,
34         rx => rx,
35         rst => rst,
36         newChar => newChar,
37         char => charRec);
38
39     t_x: uart_tx port map(
40         clk => clk,
41         en => en,
42         send => send,
43         rst => rst,
44         char => charSend,
45         ready => ready,
46         tx => tx);
47
48 end structural;

```

```

1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity uart_tb is
6  end uart_tb;
7
8  architecture tb of uart_tb is
9
10     component uart port (
11         clk, en, send, rx, rst : in std_logic;
12         charSend : in std_logic_vector (7 downto 0);
13         ready, tx, newChar : out std_logic;
14         charRec : out std_logic_vector (7 downto 0)
15     );
16     end component;
17
18     type str is array (0 to 4) of std_logic_vector(7 downto 0);
19     signal word : str := (x"48", x"65", x"6C", x"6C", x"6F");
20     signal rst : std_logic := '0';
21     signal clk, en, send, rx, ready, tx, newChar : std_logic := '0';
22     signal charSend, charRec : std_logic_vector (7 downto 0) := (others => '0');
23
24 begin
25
26     -- the sender UART
27     dut: uart port map(
28         clk => clk,
29         en => en,
30         send => send,
31         rx => tx,
32         rst => rst,
33         charSend => charSend,
34         ready => ready,
35         tx => tx,
36         newChar => newChar,
37         charRec => charRec);
38
39
40     -- clock process @125 MHz
41     process begin
42         clk <= '0';
43         wait for 4 ns;
44         clk <= '1';
45         wait for 4 ns;
46     end process;
47
48     -- en process @ 125 MHz / 1085 = ~115200 Hz
49     process begin
50         en <= '0';
51         wait for 8680 ns;
52         en <= '1';
53         wait for 8 ns;
54     end process;
55
56     -- signal stimulation process
57     process begin
58
59         rst <= '1';
60         wait for 100 ns;
61         rst <= '0';
62         wait for 100 ns;
63
64         for index in 0 to 4 loop
65             wait until ready = '1' and en = '1';
66             charSend <= word(index);
67             send <= '1';

```

```

68     wait for 200 ns;
69     charSend <= (others => '0');
70     send <= '0';
71     wait until ready = '1' and en = '1' and newChar = '1';
72
73     if charRec /= word(index) then
74         report "Send/Receive MISMATCH at time: " & time'image(now) &
75         lf & "expected: " &
76         integer'image(to_integer(unsigned(word(index)))) &
77         lf & "received: " & integer'image(to_integer(unsigned(charRec)))
78         severity ERROR;
79     end if;
80
81     end loop;
82
83     wait for 1000 ns;
84     report "End of testbench" severity FAILURE;
85
86     end process;
87
88     end tb;

```