

Date 09/10/2025

Mon/Tue/Wed/Thr/Fri/Sat

Name : Abdul Hanan

Reg No: 2023-CS-105

Section : A

Course : Computer Architecture

Submitted to: Dr Junaid Arshad

## Assignment

### Chapter # 3

#### Problems

3.3

(a)

- Remaining bits usable = 24 bits
- No. of distinct addresses =  $2^{24}$
- Since each address refers to byte  
Capacity  $2^{24} = 16,777,216$  (16 MB)

(b)

(ii)

- Address bus width (32 bits) → can address upto  $2^{32}$  locations.

ProNotes

Date \_\_\_\_\_

Mon/Tue/Wed/Thur/Fri/Sat

Address space large enough, but 16-bit data bus forces multi-cycle transfers for 32-bit words  $\rightarrow$  halved bandwidth and increased instruction fetch time.

(c)

Smaller address bus severely limits addressable memory. Data bus halves throughput compared to 32-bit data bus.

(c)

TR  $\rightarrow$  must hold entire instruction = 32 bits.  
PC  $\rightarrow$  we can directly access 24-bit addresses for this U processor.  
24-bit required.  
 $PC = 2^4, TR = 32 \text{ bits.}$

3.11

(a)

No. of addresses =  $2^{16}$  words  
Each word = 16 bits = 2 bytes  
Total bytes =  $2^{16} \times 2 = 2^{17}$  bytes  
 $= 131,072 = 128 kB.$

(b)

- Address lines = 16  $\rightarrow$   $2^{16}$  addresses
- if memory is 8-bit (byte) wide  
each address access 1 byte.
- Total bytes =  $2^{16}$  bytes = 64 kB.

(c)

- Isolated I/O (Port-mapped I/O)
- Memory-mapped I/O
- Dedicated control signed I/bus 0.
- Use either port-mapped I/O  
or memory-mapped I/O is port-mapped I/O requires dedicated I/O instructions and decoding.

(d)

- If 8-bit port numbers and 16-bit ports occupy two consecutive 8-bit ports, then 128 distinct 16-bit I/O ports.

3.5

(a)

- External data bus width = 16 bits = 2 bytes per bus transfer.
- Input clock = 8 MHz  $\rightarrow$  clock

Date

Mon/Tue/Wed/Thur/Fri

$$\text{period } T_{CK} = \frac{1}{f} = 10^6 \times 10^{-9} = 125 \text{ ns}$$

- Bus cycle duration = 4 clock cycles  
=  $4 \times 125 \text{ ns} = 500 \text{ ns}$ .
- Per bus cycle bytes transferred  
(assuming one data transfer per bus cycle) = 2 bytes.

c

$$\begin{aligned} \text{Rate} &= \frac{2 \text{ bytes}}{500 \times 10^{-9}} = \frac{2}{5 \times 10^{-7}} \\ &= 4 \times 10^6 \text{ bytes} = 4 \text{ MB/s}. \end{aligned}$$

(b)

Both give same theoretical bandwidth i.e.

- i) Double clock frequency to 16 MHz
- ii) Double data bus width i.e. 32 bits (8 MB/s) under the assumption bus cycle contains 4 clocks, practical choice depends on cost/ power/ timing tradeoffs.

3.6

(a)

- Input sequence (polling) = CPU polls FG<sub>I</sub>. If FG<sub>I</sub> == 0, no data available -, keep polling or do other work.
- i) When FG<sub>I</sub> == 1, CPU reads TNPR Cread 8-bit character.
  - ii) Reading TNPR typically cause device I/O module to clear FG<sub>I</sub>.
  - iii) CPU process the characters.
- Output sequence (polling) = CPU polls FG<sub>O</sub>. If FG<sub>O</sub> == 0, transmitter busy , keep polling.
- i) When FG<sub>O</sub> == 1, CPU writes character into OUTR.
  - ii) Waiting OUTR starts transmission, FG<sub>O</sub> is cleared until transmitter is ready again.
  - iii) When transmitter finishes sending device sets FG<sub>O</sub> = 1 to indicate ready for next char. This is simple but CPU wastes cycle polling.

**(b)****Using TEN:**

- CPU sets  $\text{TEN} = 1$  to enable interrupts from I/O module.
- For input • When a character arrives, I/O module sets  $\text{FGI} = 1$  and asserts a interrupt request if  $\text{TEN} = 1$ , CPU is interrupted and runs  $\text{ISR}$ :
- ISR reads  $\text{INPR}$
- ISR clear the flag or let device clear it.
- ISR returns - CPU can resume other work without busy polling.
- For output when  $\text{FGI} = 1$  and CPU has data to send it can write  $\text{OUTR}$  or CPU can be interrupted when FGD becomes 1 and service routine writes the next char.

**3-7****(cc)**

- 16-bit bus : Transfer 2 bytes per bus cycle
- 8-bit bus : Transfer 1 byte per bus cycle

Date \_\_\_\_\_

Mon/Tue/Wed/Thr/Fri/Sat

Data transfer rate differs by a factor of 2 (16-bit bus twice as fast).

(b)

- 16-bit bus : 2 bytes / cycle • Avg. cycle per instruction =  $3.0 / 2 = 1.5$  cycles.
- 8-bit bus : 1 byte / cycle • Avg. cycle per instruction =  $3.0 / 1 = 3.0$  cycles.
- Ratio  $3.0 / 1.5 = 2$ .
- Again Factor of 2.

(3.10)

On the VAX SBI, the priority 16 device usually has the lowest average wait time because the bus uses a rotating priority scheme, giving all devices fair access. This would not hold if higher-priority devices continuously requested the bus, causing heavy contention.