


PUDC_B=1: Deactive internal Pull up Resister








www.alinx.com


Fittle PAGE05 FPGA BANK16/17


Size Document Number Kintex-7开发板 Schematics

Date: Westpeeding August 29 2018 Sheet 5 of 20



www.alinx.com
Title
PAGE06 FPGA BANK18
Size Document Number Kintex-7开发板 Schematics
Date: Wednesday, August 29, 2018 Sheet 6 of 20






www.alinx.com


Title


PAGE08 FPGA BANK34


Size Document Number Kintex-7开发板 Schematics

Date: Wednesday, August 29, 2018 Sheet 8 of 20



















www.alinx.com


Title
PAGE11 FPGA GND

Size Document Number Kintex-7开发板 Schematics
Date: Wednesday, August 29, 2018 Sheet 11 of 20






FPGA CONFIG SPI




www.alinx.com
Title


PAGE14 FLASH
Size Document Number Kintex-7开发板 Schematics
Date: Wednesday, August 29, 2018 Sheet 14 of 20


SYSTEM CLOCK















ALINX www.alinx.com						
Title	PAGE17 Connector_2					
Size	Document Number Kintex-7开发板 Schem	atics				Rev 1.0
Date:	Wednesday, August 29, 2018	Sheet	17	of	20	



Title
PAGE18 POWER +1.0V
Size Document Number Kintex-7792t Schematics 1.0
Date: Wadnesday, August 29, 2018 Sheet 18, of 20

