


Abstract

This text has abstract, motivation and previous work mixed! Many cryptographic standards are determined through competitions in which candidate algorithms are evaluated for their security and performance in software as well as in hardware. The move to the Internet of Things (IoT) leads to formerly “dumb” devices being connected to the Internet and hence requiring some level of security, provided by cryptographic algorithms. It became therefore necessary to benchmark cryptographic algorithms on microcontrollers. While algorithms on desktop computers and other devices capable of running an POSIX operation system and a compiler can be benchmarked using the System for Unified Performance Evaluation Related to Cryptographic Operations and Primitives (SUPERCOP), no such benchmarking was available for less powerful microcontrollers. Furthermore, these microcontrollers can impose severe restrictions on available random-access and read-only memory (RAM, ROM), which makes RAM and ROM usage metrics as important as execution time. Therefore, an eXternal Benchmarking eXtension (XBX) to SUPERCOP was developed, which supports several microcontrollers and captures execution time as well as RAM and ROM usage. It was first used during the Secure Hash Function-3 (SHA-3) competition [?].

Motivation

- ▶ IoT promises a dramatic increase in devices, many will be microcontrollers or SOC's.
- ▶ 32-bit microcontrollers are projected to take lead over 8/16-bit by 2018.
- ▶ 51% of all 32-bit microcontrollers were ARM based in 2012.



Benchmarking Tools

- ▶ SUPERCOP
  - ▶ System for Unified Performance Evaluation Related to Cryptographic Operations and Primitives
  - ▶ Benchmarks many implementations of many primitives across multiple operations on multiple hardware platforms.
  - ▶ Supports environments capable of running Linux and hosting a compiler.
  - ▶ Series of shell scripts and C test harnesses, and comprehensive collection of algorithm primitive implementations.
  - ▶ Verifies correct execution of implementations and times cycles required per byte processed.
  - ▶ Does not measure ROM and RAM usage or power consumption.  
<http://bench.cr.yp.to/supercop.html>
- ▶ XBX
  - ▶ eXternal Benchmarking eXtension (XBX) to SUPERCOP
  - ▶ Automated testing on real microcontrollers
  - ▶ Compatibility with SUPERCOP algorithm collection (“algopacks”) and output format
  - ▶ Low cost hardware and software
  - ▶ Our contribution to original XBX was to port it to the MSP430 platform and provide results for SHA-3 finalists.
  - ▶ Measures ROM and RAM usage. Does not measure power consumption.

Missing Features

- ▶ ROM Usage
- ▶ RAM Usage
- ▶ Power Consumption

Metrics

Throughput

- ▶ Item

RAM Usage

- ▶ Item


ROM Usage

- ▶ Item


Power Consumption

- ▶ Item

XXBX



Main Components of XXBX



- ▶ XXBX Software – XBS
  - ▶ item
- ▶ XXBX Harness – XBH
  - ▶ item
- ▶ XXBX Power Shim – XBP
  - ▶ item
- ▶ XXBX Device Under Test – XBD
  - ▶ item

Benchmarking Flow

Text


```
[hardware]
platform = msp430fr5994_16mhz
[algorithm]
operation = crypto_aead
primitives = 0cipher
              aes128n12t8silcv3
[implementation]
whitelist = 0cipher/empty
            aes128n12t8silcv3/ref
```

Measurement of Metrics

text

Timing Measurements


- ▶ 16-bit timer TC to capture timing flag from XBD.
- ▶ Need additional timer TW at same rate to get interrupts when timer wraps around.
- ▶ Higher priority TW counts wraps (w).
- ▶ TW can interrupt processing of TC ISR!
- ▶ Maximum time (t) is 35.8seconds (64-bit value) at 120 MHz.




Supported XBDs

Board	Manuf.	CPU	ISA	Bus	f	HW	ROM	RAM
MSP-EXP430F5529	TI	MSP430F	MSP430X	16-bit	25 MHz		12kB	10kB
MSP-EXP430FR5994	TI	MSP430FR	MSP430X	16-bit	16 MHz	AES	256kB	8kB
MSP-EXP432P401R	TI	ARM Cortex M4F	ARMv7E-M	32-bit	48 MHz	AES	256kB	64kB
EK-TM4C123GXL	TI	ARM Cortex M4F	ARMv7E-M	32-bit	80 MHz		256kB	32kB
EK-TM4C129EXL	TI	ARM Cortex M4F	ARMv7E-M	32-bit	120 MHz	AES	1024kB	256kB
NUCLEO-F091RC	STM	ARM Cortex M0	ARMv6-M	32-bit	48 MHz		256kB	32kB
NUCLEO-F103RB	STM	ARM Cortex M3	ARMv7-M	32-bit	72 MHz		128kB	20kB

Power Measurement



- ▶ Fits between XBH and XBD
- ▶ Contains I<sup>2</sup>C pull-ups
- ▶ Space for power regulator
- ▶ Supports XBDs with 1.2V–5V
- ▶ Eagle files in git



CAESAR

- 1. Item

CAESAR Results

Board	SASEBO				SAKURA	
		G	GII	B	X	G
Control FPGA	Virtex-2 Pro	Virtex-2 Pro	Spartan-3A	Stratix-2	Spartan-6	Spartan-6
DUT FPGA	Virtex-2 Pro	Virtex-2 Pro	Virtex-5	Stratix-2	Kintex-7	Spartan-6
Techn.	130 nm	130 nm	65 nm	90 nm	28 nm	45 nm
PC Data Comms.	RS232	RS232, FT245RL (USB)	FT2232D (USB)	RS232, FT245RL (USB)	USB	USB
Status	Discon- tinued	Discon- tinued	Discon- tinued			

Throughput of CAESAR Candidates

Caption