An Extensible Architecture for Hyperdimensional Computing

1st Graham Power

Electrical & Computer Engineering

McMaster University

Hamilton, Canada

powerg@mcmaster.ca

Abstract—This document is a model and instructions for $ext{ET}_{ ext{EX}}$. This and the IEEEtran.cls file define the components of your paper [title, text, heads, etc.]. *CRITICAL: Do Not Use Symbols, Special Characters, Footnotes, or Math in Paper Title or Abstract.

Index Terms—component, formatting, style, styling, insert

I. Introduction

Hyperdimensional computing is an emerging a

A. The Problem

While many previous works have implemented HDC accelerators [CITE THESE], they have all been restricted to a single encoding, mainly binary. The goal of this

II. PROPOSED ARCHITECTURE

- A. Kernel-Level Architecture
- B. System Architecture
- C. AXI Interface